Loading [MathJax]/extensions/MathZoom.js
1.5-nm gate oxide CMOS on [110] surface-oriented Si substrate | IEEE Journals & Magazine | IEEE Xplore

1.5-nm gate oxide CMOS on [110] surface-oriented Si substrate


Abstract:

The dc and RF analog characteristics of ultrathin gate oxide CMOS on [110] surface-oriented Si substrates were investigated for the first time. The transconductance of p-...Show More

Abstract:

The dc and RF analog characteristics of ultrathin gate oxide CMOS on [110] surface-oriented Si substrates were investigated for the first time. The transconductance of p-MOSFETs on [110] substrates is 1.9 times greater than that on [100] substrates even in gate oxides in the direct-tunneling regime. An extremely high cutoff frequency of 110 GHz was obtained in 0.11 /spl mu/m gate length p-MOSFETs with 1.5 nm gate oxides. This is the highest value ever obtained for p-channel Si MOSFETs at room temperature. Further, it was demonstrated that more than 100 GHz of cutoff frequency is realized both for n- and p-MOSFETs. Thus, using [110] substrates results in a better balance for n- and p-MOS performances. The SiO/sub 2/ film and SiO/sub 2//Si interface qualities on [110] substrates were also investigated. In this experiment, it was found that direct-tunneling gate leakage current and initial 1/f noise of MOSFETs on [110] substrates are larger than those on [100] substrates. The reliability regarding Negative Bias Temperature Instability (NBTI) for p-MOSFETs on [110] substrates was also inferior to that for [100] MOSFETs. However, with a high-k insulator or improvement of the SiO/sub 2/ film quality, high mobility of p-MOSFETs on [110] substrates will have a potential not only for digital applications but also for new RF analog circuits under low supply voltage.
Published in: IEEE Transactions on Electron Devices ( Volume: 50, Issue: 4, April 2003)
Page(s): 1001 - 1008
Date of Publication: 25 June 2003

ISSN Information:

References is not available for this document.

I. Introduction

Recently, there has been remarkable progress in improving the high-frequency characteristics of small geometry MOSFETs [1]. The International Technology Roadmap for Semiconductors 2001 (ITRS'01) [2] predicts mixed signal products with 0.5–50 GHz application supply voltage of 1.8–1.0 V for the year 2010. However, for future RF analog circuits, low supply voltage operation is one of the most difficult issues to be resolved. New ideas will be required in order to achieve a breakthrough. At present, in general, only n-MOSFETs are used for the RF part in analog circuits, because the gain of p-MOSFETs is lower than that of n-MOSFETs. However, in future, if p-MOSFETs whose gain is almost equal to that of n-MOSFETs are developed, better RF circuits will be realized. For example, a CMOS up-converter based on a current-mode self-switching mixer has been proposed for the supply voltage of 1.0 V [3]. CMOS RF analog circuits would have some merits. Compared with NMOS circuits, an low noise amplifier (LNA) using both n- and p-MOSFETs will be realized with higher gain and lower current and a mixer can be composed with a lower supply voltage and smaller distortion. Moreover, in designing a circuit including p-MOSFETs, there ought to be greater flexibility for folded technology. Thus, for future RF analog circuits, p-MOSFETs are expected to be more important components than at present.

Select All
1.
H. S. Momose, E. Morifuji, T. Yoshitomi, T. Ohguro, M. Saito and H. Iwai, "Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS", IEEE Trans. Electron Devices, vol. 48, pp. 1165-1174, June 2001.
2.
International Technology Road Map for Semiconductors, 2001.
3.
T. Umeda, S. Otaka, K. Kojima and T. Itakura, "A 1 V 2 GHz CMOS up-converter using self-switching mixers", ISSCC Tech. Dig., vol. 24, no. 4, Feb. 2002.
4.
K. Hieda, K. Sunouchi, H. Takato, A. Nitayama, F. Horiguchi and F. Masuoka, "Sub-half-micrometer concave MOSFET with double LDD structure", IEEE Trans. Electron Devices, vol. 39, pp. 671-676, Mar. 1992.
5.
H. Gossner, F. Wittmann, I. Eisele, T. Grabulla and D. Behammer, " Vertical MOS technology with sub-0.1 muhbox{m} channel lengths ", Electron. Lett., vol. 31, no. 16, pp. 1394-1396, 1995.
6.
M. Jurczak, E. Josse, R. Gwoziecki, M. Paoli and T. Skotnicki, "Investigation on the suitability of vertical MOSFET's for high speed (RF) CMOS applications", Proc. 28th Eur. Solid-State Device Research Conf., pp. 172-175, 1998.
7.
X. Zheng, M. Pak, P. J. Huang, S. Choi and K. L. Wang, "A vertical MOSFET with a leveling surrounding gate fabricated on nanoscale island", 56th Annu. Device Research Conf. Dig., pp. 70-71, 1998.
8.
T. Sato, Y. Takeishi, H. Hara and Y. Okamoto, "Effects of crystallographic orientation on mobility surface state density and noise in p-type inversion layers on oxidized silicon surfaces", Jpn. J. Appl. Phys., vol. 8, no. 5, pp. 588-598, 1969.
9.
T. Sato, Y. Takeishi, H. Hara and Y. Okamoto, "Mobility anisotropy of electrons in inversion layers on oxidized silicon surfaces", Phys. Rev. B. Solid State, vol. B4, no. 6, pp. 1950-1960, 1971.
10.
H. S. Momose, T. Ohguro, S. Nakamura, Y. Toyoshima, H. Ishiuchi and H. Iwai, "Study of wafer orientation dependence on performance and reliability of CMOS with direct-tunneling gate oxide", Symp. VLSI Tech., pp. 78-79, 2001.
11.
H. S. Momose, T. Ohguro, S. Nakamura, Y. Toyoshima, H. Ishiuchi and H. Iwai, "Ultra-thin gate oxide CMOS on (111) surface-oriented Si substrate", IEEE Trans. Electron Devices, vol. 49, pp. 1597-1605, Sept. 2002.
12.
H. S. Momose, S. Nakamura, T. Ohguro, T. Yoshitomi, E. Morifuji, T. Morimoto, et al., "Study of the manufacturing feasibility of 1.5 nm direct-tunneling gate oxide MOSFETs: Uniformity reliability and dopant penetration of the gate oxide", IEEE Trans. Electron Devices, vol. 45, pp. 691-700, Mar. 1998.
13.
T.-Y. Chiu, "High performance mixed-signal technology", Short Course Program IEDM.
14.
R. van Langevelde, A. J. Scholten, R. Duffy, F. N. Cubaynes, M. J. Knitel and D. B. M. Klaassen, " Gate current: Modeling Delta L extraction and impact on RF performance ", IEDM Tech. Dig., pp. 289-292, 2001.
15.
H. S. Momose, R. Fujimoto, S. Otaka, E. Morifuji, T. Ohguro, T. Yoshitomi, et al., "RF noise in 1.5 nm gate oxide MOSFET's and the evaluation of the NMOS LNA circuit integrated on a chip", Symp. VLSI Tech., pp. 96-97, 1998.
16.
H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, et al., "1.5 nm direct-tunneling gate oxide Si MOSFET's", IEEE Trans. Electron Devices, vol. 43, pp. 1233-1242, Aug. 1996.
17.
G. La Rosa, F. Guarin, S. Rauch, A. Acovic, J. Lukaitis and E. Crabbe, "NBTI-channel hot carrier effects in pMOSFET's in advanced CMOS technologies", Proc. of Int. Reliability Physics Symp., pp. 282-286, 1997.
18.
R. Thewes, R. Brederlow, C. Schlunder, P. Wieczorec, A. hesener, B. Ankele, et al., "Device reliability in analog CMOS applications", IEDM Tech. Dig., pp. 81-84, 1999.
19.
T. Sorsch, W. Timp, F. H. Baumann, K. H. A. Bogart, T. Boone, V. M. Donnelly, et al., "Ultra-thin 1.0 ̵ 3.0 nm gate oxides for high performance sub-100 nm technology", Symp. VLSI Tech., pp. 222-223, 1998.
20.
H. S. Momose, T. Ohguro, E. Morifuji, H. Sugaya, S. Nakamura and H. Iwai, "Ultrathin gate oxide CMOS with nondoped selective epitaxial Si channel layer", IEEE Trans. Electron Devices, vol. 48, pp. 1136-1144, June 2001.
21.
V. R. Rao, G. Wijeratne, D. Chu, T. Brozek and C. R. Viswanathan, " Plasma process induced abnormal 1/f noise behavior in deep sub-micron MOSFET's ", Proc. 3rd Int. Symp. Plasma Process-Induced Damage, pp. 124-127, 1998.
22.
H. S. Momose, H. Kimijima, E. Morifuji, T. Yoshitomi, T. Ohguro, N. Nakamura, et al., "A study of flicker noise in 1.5 nm gate oxide MOSFET's in direct-tunneling regime", IEDM Tech. Dig., pp. 923-926, 1998.
23.
M. Kinugawa, M. Kakumu and J. Matsunaga, "Submicron 3D surface-orientation-optimized CMOS technology", Symp. VLSI Tech., pp. 17-18, 1986.
24.
C. J. Petti, J. P. McVittie and J. D. Pluummer, "Characterization of surface mobility on the sidewalls of dry-etched trenches", IEDM Tech. Dig., pp. 104-108, 1988.
Contact IEEE to Subscribe

References

References is not available for this document.