Abstract:
For the formation of shallow p/sup +/-n source-drain junctions for submicrometer CMOS technologies without the undesired channeling effects associated with B/sup +/ or BF...Show MoreMetadata
First Page of the Article

Abstract:
For the formation of shallow p/sup +/-n source-drain junctions for submicrometer CMOS technologies without the undesired channeling effects associated with B/sup +/ or BF/sub 2//sup +/ ion implantation, the surface region of the silicon wafer is preamorphized by a silicon or germanium implant. The parameters that allow accurate simulation of as-implanted boron profiles in the preamorphized silicon obtained by BF/sub 2//sup +/ implants are given. Parameters which allow simulation using either a Gaussian distribution function or a Pearson distribution function, the latter giving a slight improvement in accuracy, are provided. The energy range covered by these parameters is 15-80 keV, which results in as-implanted junction depths of 800-1800 AA.<>
Published in: IEEE Transactions on Electron Devices ( Volume: 36, Issue: 1, January 1989)
DOI: 10.1109/16.21198
First Page of the Article

Boron diffusion in high-dose germanium-implanted silicon
K.H. Kwok,C.R. Selvakumar
1—2-keV Boron implants into silicon
D.E. Davies
Shallow boron junctions implanted in silicon through a surface oxide
T.M. Liu,W.G. Oldham
Effect of Fluorine Co-Implant on Boron Diffusion in Germanium Preamorphized Silicon During Post-LSA Rapid Thermal Annealing
Chyiu Hyia Poon,Alex See
High Performance 70-nm Germanium pMOSFETs With Boron LDD Implants
G. Hellings,J. Mitard,G. Eneman,B. De Jaeger,D.P. Brunco,D. Shamiryan,T. Vandeweyer,M. Meuris,M.M. Heyns,K. De Meyer
OFF-State Leakage and Performance Variations Associated With Germanium Preamorphization Implant in Silicon–Germanium Channel pFET
Vishal A. Tiwari,Rama Divakaruni,Terence B. Hook,Deleep R. Nair
Suppression of oxidation-enhanced boron diffusion in silicon by carbon implantation and characterization of MOSFETs with carbon-implanted channels
I. Ban,M.C. Ozturk,E.K. Demirlioglu
Transistor off-state leakage current induced by TiSi2 pre-amorphizing implant in a 0.20 μm CMOS process
J. Lutze,G. Scott,M. Manley
The influence of heavily doped buried layer implants on electrostatic discharge (ESD), latchup, and a silicon germanium heterojunction bipolar transistor in a BiCMOS SiGe technology
S. Voldman,L. Lanzerotti,W. Morris,L. Rubin
Application of JVD nitride gate dielectric to a 0.35 micron CMOS process for reduction of gate leakage current and boron penetration
H.-H. Tseng,P.G.Y. Tsui,P.J. Tobin,J. Mogab,M. Khare,X.W. Wang,T.P. Ma,R. Hegde,C. Hobbs,J. Veteran,M. Hartig,G. Kenig,V. Wang,R. Blumenthal,R. Cotton,V. Kaushik,T. Tamagawa,B.L. Halpern,G.J. Cui,J.J. Schmitt