Abstract:
We have investigated the effects of irradiation with 1.5 MeV electrons on the electrical characteristics of n-channel MOSFET's fabricated in zone-melting-recrystallized S...Show MoreMetadata
Abstract:
We have investigated the effects of irradiation with 1.5 MeV electrons on the electrical characteristics of n-channel MOSFET's fabricated in zone-melting-recrystallized Si films on SiO2-coated Si substrates. With a -15 V bias applied to the Si substrate during irradiation and device operation, the subthreshold leakage current remains below 0.2 pA/µm (channel width) for ionizing doses up to 106rad(Si). The negative substrate bias also reduces the shift of threshold voltage to less than 0.3 V for devices with 50 nm-thick gate oxide.
Published in: IEEE Electron Device Letters ( Volume: 3, Issue: 7, July 1982)
References is not available for this document.
Select All
1.
D. Neamen, W. Shedd and B. Buchanan, "Radiation-induced charge trapping at the silicon sapphire substrate interface", IEEE Trans. Nucl. Sci., vol. NS-21, pp. 211, 1974.
2.
E. Harari and D. J. Mcgreivy, "Radiation-induced leakage currents in n-channel silicon-on-sapphire MOST's", IEEE Trans. Electron Dev., vol. ED-24, pp. 1277, 1977.
3.
B-Y. Tsaur, M. W. Geis, J. C. C. Fan, D. J. Silversmith and R. W. Mountain, "N-channel deep-depletion metal-oxide-semiconductor field-effect transistors fabricated in zone-melting-recrystallized polycrystalline Si films on SiO2", Appl. Phys. Lett., vol. 39, pp. 909, 1981.
4.
J. L. Ryan, personal communication.
5.
J. H. Yuan and E. Harari, "High performance radiation hard CMOS/SOS technology", IEEE Trans. Nucl. Sci., vol. NS-24, pp. 2199, 1977.
6.
K. G. Aubuchon, "Radiation hardening of p-MOS devices by Optimization of the thermal SiO2 gate insulators", IEEE Trans. Nucl. Sci., vol. NS-18, pp. 117, 1973.
7.
K. M. Schlesier, "Radiation hardening of CMOS/SOS integrated circuits", IEEE Trans. Nucl. Sci., vol. NS-21, pp. 152, 1974.
8.
S. T. Hsu, "Electron Mobility in SOS films", IEEE Trans. Electron Dev., vol. ED-25, pp. 913, 1978.
9.
E. Sano, R. Kasai, K. Ohwada and H. Ariyoshi, "A two-dimensional analysis for MOSFET's fabricated on buried SiO2 layer", IEEE Trans. Electron Dev., vol. ED-27, pp. 2043, 1980.
10.
E. R. Worley, "Weak inversion characteristics of the fully depleted SOS MOSFET", IEEE Electron Dev. Lett., vol. EDL-2, pp. 139, 1981.