Loading web-font TeX/Math/Italic
Dynamic voltage and frequency management for a low-power embedded microprocessor | IEEE Journals & Magazine | IEEE Xplore

Dynamic voltage and frequency management for a low-power embedded microprocessor


Abstract:

High-performance and low-power microprocessors are key to PDA applications. A dynamic voltage and frequency management (DVFM) scheme with leakage power compensation effec...Show More

Abstract:

High-performance and low-power microprocessors are key to PDA applications. A dynamic voltage and frequency management (DVFM) scheme with leakage power compensation effect is introduced in a microprocessor with 128-bit wideband 64-Mb embedded DRAM. The DVFM scheme autonomously controls clock frequency from 8 to 123 MHz in steps of 0.5 MHz and also adaptively controls supply voltage from 0.9 to 1.6 V in steps of 5 mV, achieving 82% power reduction in personal information management scheduler application and 40% power reduction in MPEG4 movie playback. This low-power embedded microprocessor, fabricated with 0.18-/spl mu/m CMOS embedded DRAM technology, enables high-performance operations such as audio and video applications. As process technology shrinks, this adaptive leakage power compensation scheme will become more important in realizing high-performance and low-power mobile consumer applications.
Published in: IEEE Journal of Solid-State Circuits ( Volume: 40, Issue: 1, January 2005)
Page(s): 28 - 35
Date of Publication: 31 January 2005

ISSN Information:

References is not available for this document.

I. Introduction

Dynamic voltage and/or frequency control schemes have been reported in [1]–[5]. Our approach offers both dynamic frequency control (DFC) and dynamic voltage control (DVC). Clock frequency is autonomously and dynamically controlled while supply voltage is adaptively controlled resulting in the leakage power compensation effect. This dynamic voltage and frequency management (DVFM) approach achieved 82% power reduction in a Personal Information Management (PIM) application.

Select All
1.
P. Macken, "A voltage reduction technique for digital systems", IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 238-239, 1990-Feb.
2.
K. Suzuki, "A 300 MIPS/W RISC core processor with variable supply-voltage scheme in variable threshold-voltage CMOS", Proc. IEEE Custom Integrated Circuits Conf. (CICC), pp. 587-590, 1997-May.
3.
S. Sakiyama, "A lean power management technique: The lowest power consumption for the given operating speed of LSIs", Symp. VLSI Circuits Dig. Tech. Papers, pp. 99-100, 1997-June.
4.
T. Burd, "A dynamic voltage scaled microprocessor system", IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 294-295, 2000-Feb.
5.
K. Nowka, "A 0.9 V to 1.95 V dynamic voltage-scalable and frequency-scalable 32 b PowerPC processor", IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 340-341, 2002-Feb.
6.
K. Nose, " {V}_{rm th} -hopping scheme to reduce subthreshold leakage for low-power processors ", IEEE J. Solid-State Circuits, vol. 37, no. 3, pp. 413-419, Mar. 2002.
7.
J. Tschanz, "Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage", IEEE J. Solid-State Circuits, vol. 37, no. 11, pp. 1396-1402, Nov. 2002.
8.
M. Dean, STRiP: A Self-Timed RISC Processor, June 1992.

References

References is not available for this document.