Loading web-font TeX/Math/Italic
Dynamic voltage and frequency management for a low-power embedded microprocessor | IEEE Journals & Magazine | IEEE Xplore

Dynamic voltage and frequency management for a low-power embedded microprocessor


Abstract:

High-performance and low-power microprocessors are key to PDA applications. A dynamic voltage and frequency management (DVFM) scheme with leakage power compensation effec...Show More

Abstract:

High-performance and low-power microprocessors are key to PDA applications. A dynamic voltage and frequency management (DVFM) scheme with leakage power compensation effect is introduced in a microprocessor with 128-bit wideband 64-Mb embedded DRAM. The DVFM scheme autonomously controls clock frequency from 8 to 123 MHz in steps of 0.5 MHz and also adaptively controls supply voltage from 0.9 to 1.6 V in steps of 5 mV, achieving 82% power reduction in personal information management scheduler application and 40% power reduction in MPEG4 movie playback. This low-power embedded microprocessor, fabricated with 0.18-/spl mu/m CMOS embedded DRAM technology, enables high-performance operations such as audio and video applications. As process technology shrinks, this adaptive leakage power compensation scheme will become more important in realizing high-performance and low-power mobile consumer applications.
Published in: IEEE Journal of Solid-State Circuits ( Volume: 40, Issue: 1, January 2005)
Page(s): 28 - 35
Date of Publication: 31 January 2005

ISSN Information:

Citations are not available for this document.

I. Introduction

Dynamic voltage and/or frequency control schemes have been reported in [1]–[5]. Our approach offers both dynamic frequency control (DFC) and dynamic voltage control (DVC). Clock frequency is autonomously and dynamically controlled while supply voltage is adaptively controlled resulting in the leakage power compensation effect. This dynamic voltage and frequency management (DVFM) approach achieved 82% power reduction in a Personal Information Management (PIM) application.

Cites in Papers - |

Cites in Papers - IEEE (93)

Select All
1.
Mordechai Guri, "POWER-SUPPLaY: Leaking Sensitive Data From Air-Gapped, Audio-Gapped Systems by Turning the Power Supplies into Speakers", IEEE Transactions on Dependable and Secure Computing, vol.20, no.1, pp.313-330, 2023.
2.
Michael Dimopoulos, Michael Nicolaidis, "The Quest of the Ideal Error Detecting Architecture: The GRAAL Architecture", IEEE Transactions on Sustainable Computing, vol.6, no.3, pp.493-506, 2021.
3.
Iraj Moghaddasi, Mostafa Ersali Salehi Nasab, Mehdi Kargahi, "Aging-Aware Instruction-Level Statistical Dynamic Timing Analysis for Embedded Processors", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.28, no.2, pp.433-442, 2020.
4.
Jian-He Lin, Shang-Hsien Yang, Balakumar Muniandi, Yu-Sheng Ma, Chia-Ming Huang, Ke-Horng Chen, Ying-Hsi Lin, Shian-Ru Lin, Tsung-Yen Tsai, "A High Efficiency and Fast Transient Digital Low-Dropout Regulator With the Burst Mode Corresponding to the Power-Saving Modes of DC–DC Switching Converters", IEEE Transactions on Power Electronics, vol.35, no.4, pp.3997-4008, 2020.
5.
David Akselrod, "ML-based Reinforcement Learning Approach for Power Management in SoCs", 2019 32nd IEEE International System-on-Chip Conference (SOCC), pp.382-387, 2019.
6.
Seongjong Kim, Joao Pedro Cerqueira, Mingoo Seok, "A Near-Threshold Spiking Neural Network Accelerator With a Body-Swapping-Based In \,\,Situ Error Detection and Correction Technique", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.27, no.8, pp.1886-1896, 2019.
7.
Iraj Moghaddasi, Arash Fouman, Mostafa E. Salehi, Mehdi Kargahi, "Instruction-Level NBTI Stress Estimation and Its Application in Runtime Aging Prediction for Embedded Processors", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.38, no.8, pp.1427-1437, 2019.
8.
Aleksandar Simevski, Oliver Schrape, Carlos Benito, "Comparative Analyses of Low-Power IC Design Techniques based on Chip Measurements", 2018 16th Biennial Baltic Electronics Conference (BEC), pp.1-6, 2018.
9.
Hernán Aparicio, Pablo Ituero, "A 40nm Critical Path Monitor for the Detection of Setup and Hold Time Violations", 2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp.13-18, 2018.
10.
Thierry Bonnoit, Fraidy Bouesse, Nacer-Eddine Zergainoh, Michael Nicolaidis, "Designing reliable processor cores in ultimate CMOS and beyond: A double sampling solution", 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.905-908, 2018.
11.
Anna Merine George, S. Y Kulkarni, "Performance of Power Converters for Ultra Low Power Systems: A Review", 2018 Second International Conference on Advances in Electronics, Computers and Communications (ICAECC), pp.1-5, 2018.
12.
Yiqun Zhang, Mahmood Khayatzadeh, Kaiyuan Yang, Mehdi Saligane, Nathaniel Pinckney, Massimo Alioto, David Blaauw, Dennis Sylvester, "iRazor: Current-Based Error Detection and Correction Scheme for PVT Variation in 40-nm ARM Cortex-R4 Processor", IEEE Journal of Solid-State Circuits, vol.53, no.2, pp.619-631, 2018.
13.
Hsin-Ho Huang, Huimei Cheng, Chris Chu, Peter A. Beerel, "Area Optimization of Timing Resilient Designs Using Resynthesis", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.37, no.6, pp.1197-1210, 2018.
14.
Davit Babayan, Eduard Babayan, Sevak Antonyan, Ani Salmasyan, Emil Kagramanyan, Aram Avetisyan, "A new approach of multi voltage and adaptive voltage scaling techniques for 16 nm FinFET RISC processor", 2017 IEEE 37th International Conference on Electronics and Nanotechnology (ELNANO), pp.128-131, 2017.
15.
Sheng Wang, Chen Chen, Xiao-Yan Xiang, Jian-Yi Meng, "A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.25, no.7, pp.1993-2006, 2017.
16.
Insup Shin, Jae-Joon Kim, Yu-Shiang Lin, Youngsoo Shin, "One-Cycle Correction of Timing Errors in Pipelines With Standard Clocked Elements", IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.24, no.2, pp.600-612, 2016.
17.
Sheng Wang, Xiaoyan Xiang, Chen Chen, Jianyi Meng, "An energy-efficient microprocessor using multilevel error correction for timing error tolerance", 2015 IEEE 11th International Conference on ASIC (ASICON), pp.1-4, 2015.
18.
Rong Zhou, Kwen-Siong Chong, Tong Lin, Bah-Hwee Gwee, Joseph S. Chang, "A single-VDD half-clock-tolerant fine-grained dynamic voltage scaling pipeline", 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp.2589-2592, 2015.
19.
Shinichi Nishizawa, Tohru Ishihara, Hidetoshi Onodera, "An impact of process variation on supply voltage dependence of logic path delay variation", VLSI Design, Automation and Test(VLSI-DAT), pp.1-4, 2015.
20.
Seongjong Kim, Mingoo Seok, "Variation-Tolerant, Ultra-Low-Voltage Microprocessor With a Low-Overhead, Within-a-Cycle In-Situ Timing-Error Detection and Correction Technique", IEEE Journal of Solid-State Circuits, vol.50, no.6, pp.1478-1490, 2015.
21.
Alexandro Giron-Allende, Victor Avendano, Esteban Martinez-Guerrero, "A controllable setup and propagation delay flip-flop design", 2015 16th Latin-American Test Symposium (LATS), pp.1-5, 2015.
22.
S. Chinthanai Selvi, R. Vigneshwari, G. Maryamirthasagayee, "Performance analysis of multiplier using various techniques", 2015 International Conference on Innovations in Information, Embedded and Communication Systems (ICIIECS), pp.1-7, 2015.
23.
Christopher Schaef, Jason T. Stauth, "A multilevel VR implementation and MIMO control scheme for vertically-stacked microprocessor cores", 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), pp.2090-2096, 2015.
24.
Alexandro Giron-Allende, Victor Avendaño, Esteban Martinez-Guerrero, "A design methodology using flip-flops controlled by PVT variation detection", 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), pp.1-4, 2015.
25.
Michael Nicolaidis, "Double-Sampling Design Paradigm—A Compendium of Architectures", IEEE Transactions on Device and Materials Reliability, vol.15, no.1, pp.10-23, 2015.
26.
Anuradha Pughat, Vidushi Sharma, "A survey on dynamic power management approach in wireless sensor networks", 2014 6th IEEE Power India International Conference (PIICON), pp.1-6, 2014.
27.
Sébastien Sarrazin, Samuel Evain, Ivan Miro-Panades, Lirida Alves de Barros Naviner, Valentin Gherman, "Flip-Flop Selection for In-Situ Slack-Time Monitoring based on the Activation Probability of Timing-Critical Paths", 2014 IEEE 20th International On-Line Testing Symposium (IOLTS), pp.160-163, 2014.
28.
Inyong Kwon, Seongjong Kim, David Fick, Myungbo Kim, Yen-Po Chen, Dennis Sylvester, "Razor-Lite: A Light-Weight Register for Error Detection by Observing Virtual Supply Rails", IEEE Journal of Solid-State Circuits, vol.49, no.9, pp.2054-2066, 2014.
29.
Michael Nicolaidis, "Double-sampling architectures", 2014 IEEE International Reliability Physics Symposium, pp.3D.1.1-3D.1.7, 2014.
30.
Ivan Miro-Panades, Edith Beigné, Yvain Thonnart, Laurent Alacoque, Pascal Vivet, Suzanne Lesecq, Diego Puschini, Anca Molnos, Farhat Thabet, Benoit Tain, Karim Ben Chehida, Sylvain Engels, Robin Wilson, Didier Fuin, "A Fine-Grain Variation-Aware Dynamic {\rm Vdd}-Hopping AVFS Architecture on a 32 nm GALS MPSoC", IEEE Journal of Solid-State Circuits, vol.49, no.7, pp.1475-1486, 2014.

Cites in Papers - Other Publishers (34)

1.
Yan Zhao, Jun Yang, Chao Chen, Weiwei Shan, Peng Cao, Yongliang Zhou, Ziyu Li, Tai Yang, "Near-Threshold Wide-Voltage Design Review", Tsinghua Science and Technology, vol.28, no.4, pp.696-718, 2023.
2.
Jongeun Koo, Eunhyeok Park, Dongyoung Kim, Junki Park, Sungju Ryu, Sungjoo Yoo, Jae-Joon Kim, "Low-overhead, one-cycle timing-error detection and correction technique for flip-flop based pipelines", IEICE Electronics Express, vol.16, no.11, pp.20190180, 2019.
3.
Behrooz Parhami, "Energy Implications of Big Data", Encyclopedia of Big Data Technologies, pp.722, 2019.
4.
Behrooz Parhami, "Energy Implications of Big Data", Encyclopedia of Big Data Technologies, pp.1, 2018.
5.
Jaeyoung Kim, Pinaki Mazumder, "A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS", Integration, vol.57, pp.1, 2017.
6.
Wei-Bin Yang, Ming-Hao Hong, Jsung Mo Shen, "A Selectable Discrete-Voltage Output and Fast-Settling Low-Dropout Regulator Using Half Digitally-Assistant Voltage Accelerator", Journal of Signal Processing Systems, 2016.
7.
Michał Karpowicz, Ewa Niewiadomska-Szynkiewicz, Piotr Arabas, Andrzej Sikora, "Energy and Power Efficiency in Cloud", Resource Management for Big Data Platforms, pp.97, 2016.
8.
Po-Chiun HUANG, Shin-Jie HUANG, Po-Hsiang LAN, "Cooperation between Distributed Power Modules for SoC Power Management", IEICE Transactions on Electronics, vol.E99.C, no.6, pp.606, 2016.
9.
Hsin-Ho Huang, Huimei Cheng, Chris Chu, Peter A. Beerel, "Area optimization of resilient designs guided by a mixed integer geometric program", 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC), pp.1-6, 2016.
10.
Ajit Pal, "Supply Voltage Scaling for Low Power", Low-Power VLSI Circuits and Systems, pp.175, 2015.
11.
Hangbiao Li, Bo Zhang, Ping Luo, Shaowei Zhen, Pengfei Liao, Yajuan He, Zhaoji Li, "A miniature high-efficiency fully digital adaptive voltage scaling buck converter", International Journal of Electronics, vol.102, no.9, pp.1520, 2015.
12.
Pierre-Emmanuel Gaillardon, Edith Beigne, Suzanne Lesecq, Giovanni De Micheli, "A Survey on Low-Power Techniques with Emerging Technologies", ACM Journal on Emerging Technologies in Computing Systems, vol.12, no.2, pp.1, 2015.
13.
Liming Xiu, R. Jacob Baker, "Everything about the Clock" in From Frequency to Time-Average-Frequency: A Paradigm Shift in the Design of Electronic Systems, pp.17-25, 2015.
14.
Liming Xiu, R. Jacob Baker, "Microelectronic System Design in the Field of Time-Average-Frequency: A Paradigm Shift" in From Frequency to Time-Average-Frequency: A Paradigm Shift in the Design of Electronic Systems, pp.67-129, 2015.
15.
Rafal Baranowski, Farshad Firouzi, Saman Kiamehr, Chang Liu, Mehdi Tahoori, Hans-Joachim Wunderlich, "On-line prediction of NBTI-induced aging rates", 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.589-592, 2015.
16.
Guowei Zhang, Peter A. Beerel, "Stochastic analysis of Bubble Razor", 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.1-6, 2014.
17.
Hayoung Kim, Dongyoung Kim, Jae-Joon Kim, Sungjoo Yoo, Sunggu Lee, "Coarse-grained Bubble Razor to exploit the potential of two-phase transparent latch designs", 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.1-6, 2014.
18.
Nobuyuki Sugii, "Low-Power Electron Devices", Green Computing with Emerging Memory, pp.9, 2013.
19.
Wei Ben Yang, Chi Hsiung Wang, Hsiang Hsiung Chang, Ming Hao Hong, Jsung Mo Shen, "Low-Power Fast-Settling Low-Dropout Regulator Using a Digitally Assisted Voltage Accelerator for DVFS Application", Applied Mechanics and Materials, vol.284-287, pp.2526, 2013.
20.
Byeong-Gyu Nam, Hoi-Jun Yoo, "Embedded GPU Design", Embedded Systems, pp.85, 2012.
21.
Kuo-Yi CHEN, Chin-Yang LIN, Tien-Yan MA, Ting-Wei HOU, "A Power-Saving Technique for the OSGi Platform", IEICE Transactions on Information and Systems, vol.E95.D, no.5, pp.1417, 2012.
22.
Liming Xiu, "The New Frontier in Electronic System Design" in Nanometer Frequency Synthesis Beyond the Phase-Locked Loop, pp.211-278, 2012.
23.
Bharadwaj Amrutur, Nandish Mehta, Satyam Dwivedi, Ajit Gupte, "Adaptative Techniques to Reduce Power in Digital Circuits", Journal of Low Power Electronics and Applications, vol.1, no.3, pp.261, 2011.
24.
Wei-Bin Yang, Chao-Cheng Liao, Yung-Chih Liang, "A 0.5V 320MHz 8bit×8bit pipelined multiplier in 130nm CMOS process", Microelectronics Journal, vol.42, no.1, pp.43, 2011.
25.
Wei-Bin Yang, Chang-Yo Hsieh, "A synthesizable pseudo fractional-N clock generator with improved duty cycle output", Microelectronics Journal, vol.42, no.10, pp.1099, 2011.
26.
Jeong-Tak Ryu, Kyung Ki Kim, Communication and Networking, vol.266, pp.437, 2011.
27.
Masanori Kurimoto, Hiroaki Suzuki, Rei Akiyama, Tadao Yamanaka, Haruyuki Ohkuma, Hidehiro Takata, Hirofumi Shinohara, "Phase-adjustable error detection flip-flops with 2-stage hold-driven optimization, slack-based grouping scheme and slack distribution control for dynamic voltage scaling", ACM Transactions on Design Automation of Electronic Systems, vol.15, no.2, pp.1, 2010.
28.
Wei-Bin YANG, Yu-Lung LO, Ting-Sheng CHAO, "A Pseudo Fractional-N Clock Generator with 50% Duty Cycle Output", IEICE Transactions on Electronics, vol.E93-C, no.3, pp.309, 2010.
29.
Nandish Mehta, Gururaj Naik, Bharadwaj Amrutur, "In-situ power monitoring scheme and its application in dynamic voltage and threshold scaling for digital CMOS integrated circuits", 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED), pp.259-264, 2010.
30.
Jingqing Mu, Roman Lysecky, "Autonomous hardware/software partitioning and voltage/frequency scaling for low-power embedded systems", ACM Transactions on Design Automation of Electronic Systems, vol.15, no.1, pp.1, 2009.

References

References is not available for this document.