Abstract:
This paper presents a self-checking scheme for the on-line testing and diagnosis of intermediate voltage values affecting bus lines because of resistive bridging faults, ...Show MoreMetadata
Abstract:
This paper presents a self-checking scheme for the on-line testing and diagnosis of intermediate voltage values affecting bus lines because of resistive bridging faults, or different kinds of faults affecting the bus connected units. Our scheme is self-checking with respect to a wide set of possible internal faults, including node stuck-ats, transistors stuck-on, transistors stuck-open, resistive bridgings, crosstalks, delays and transient faults.
Published in: Proceedings 2000 IEEE International Workshop on Defect Based Testing (Cat. No.PR00637)
Date of Conference: 30-30 April 2000
Date Added to IEEE Xplore: 06 August 2002
Print ISBN:0-7695-0637-2
An adaptive path delay fault diagnosis methodology [logic IC testing]
S. Padmanaban,S. Tragoudas
Non-enumerative path delay fault diagnosis [logic testing]
S. Padmanaban,S. Tragoudas
Crosstalk- and Process Variations-Aware High-Quality Tests for Small-Delay Defects
Ke Peng,Mahmut Yilmaz,Krishnendu Chakrabarty,Mohammad Tehranipoor
Crosstalk-Insensitive Method for Testing of Delay Faults in Interconnects Between Cores in SoCs
T. Garbolino,K. Gucwa,M. Kopec,A. Hlawiczka
Low voltage test in place of fast clock in DDSI delay test
Haihua Yan,Gefu Xu,A.D. Singh
Inverter Open Circuit Fault Diagnosis Method Based on Residual Performance Evaluation via Hypothesis Test
Tianyu Sun,Chaobo Chen,Jiawei Dai,Song Gao,Binbin Zhang,Hongpeng Zhang
Path delay test generation for domino logic circuits in the presence of crosstalk
R. Kundu,R.D.S. Blanton
Fault diagnosis of crosstalk induced glitches and delay faults
Shehzad Hasan,Ajoy K. Palit,Walter Anheier
Efficient partial enhanced scan for high coverage delay testing
Chao Han,Adit D. Singh,Virendra Singh
Construction of SEU Tolerant Flip-Flops Allowing Enhanced Scan Delay Fault Testing
Kazuteru Namba,Takashi Ikeda,Hideo Ito
