Abstract:
The paper presents an overview on architectures for VLSI implementations of video compression schemes as specified by standardization committees of the ITU and ISO. VLSI ...Show MoreMetadata
Abstract:
The paper presents an overview on architectures for VLSI implementations of video compression schemes as specified by standardization committees of the ITU and ISO. VLSI implementation strategies are discussed and split into function specific and programmable architectures. As examples for the function oriented approach, alternative architectures for DCT and block matching will be evaluated. Also dedicated decoder chips are included Programmable video signal processors are classified and specified as homogeneous and heterogenous processor architectures. Architectures are presented for reported design examples from the literature. Heterogenous processors outperform homogeneous processors because of adaptation to the requirements of special, subtasks by dedicated modules. The majority of heterogenous processors incorporate dedicated modules for high performance subtasks of high regularity as DCT and block matching. By normalization to a fictive 1.0 /spl mu/m CMOS process typical linear relationships between silicon area and through-put rate have been determined for the different architectural styles. This relationship indicates a figure of merit for silicon efficiency.<>
Published in: Proceedings of the IEEE ( Volume: 83, Issue: 2, February 1995)
DOI: 10.1109/5.364465
Citations are not available for this document.
Cites in Papers - |
Cites in Papers - IEEE (153)
Select All
1.
Ganapathi Hegde, Bichu Vijay, "An efficient hardware realization of diamond search algorithm for motion estimation task in video compression applications", 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), pp.1-6, 2017.
2.
Shin-Yeu Lin, Chong-Wei Su, Jung-Shou Huang, "Multi-1D Block Matching Algorithm based motion estimation processor using mixed-signal approach", 2010 11th International Conference on Control Automation Robotics & Vision, pp.854-859, 2010.
3.
Joo-Young Kim, Minsu Kim, Seungjin Lee, Jinwook Oh, Kwanho Kim, Hoi-Jun Yoo, "A 201.4 GOPS 496 mW Real-Time Multi-Object Recognition Processor With Bio-Inspired Neural Perception Engine", IEEE Journal of Solid-State Circuits, vol.45, no.1, pp.32-45, 2010.
4.
Mohammed Sayed, "A fast architecture for exhaustive search block matching algorithm with MPEG-4 applications", 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009), pp.787-790, 2009.
5.
Ken Cai, Xiaoying Liang, Keqiang Wang, "A Reconfigurable Platform for MPEG-4 Encoder Based on SOPC", 2009 2nd International Congress on Image and Signal Processing, pp.1-5, 2009.
6.
Yu-Sheng Huang, Chen-Kai Chen, Chun-Lung Hsu, "Efficient built-in self-test for video coding cores: A case study on motion estimation computing array", APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems, pp.1751-1754, 2008.
7.
A. Ben Atitallah, P. Kadionik, N. Masmoudi, H. Levi, "HW/SW FPGA Architecture for a Flexible Motion Estimation", 2007 14th IEEE International Conference on Electronics, Circuits and Systems, pp.30-33, 2007.
8.
Peter Lee, "An estimation of mismatch error in IDCT decoders implemented with hybrid-LNS arithmetic", 2007 15th European Signal Processing Conference, pp.683-687, 2007.
9.
Eric Monmasson, Marcian N. Cirstea, "FPGA Design Methodology for Industrial Control Systems—A Review", IEEE Transactions on Industrial Electronics, vol.54, no.4, pp.1824-1842, 2007.
10.
In Suk Chong, Antonio Ortega, "Power Efficient Motion Estimation using Multiple Imprecise Metric Computations", 2007 IEEE International Conference on Multimedia and Expo, pp.2046-2049, 2007.
11.
N. Nolte, W. Gehrke, F. Wiczinowski, P. Pirsch, "Scalable Multi-Standard LSI Texture Encoder for MPEG and VC-1 Video Compression", 2007 IEEE International Conference on Multimedia and Expo, pp.1187-1190, 2007.
12.
In Suk Chong, Antonio Ortega, "Dynamic Voltage Scaling Algorithms for Power Constrained Motion Estimation", 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07, vol.2, pp.II-101-II-104, 2007.
13.
Griselda Saldana, Miguel Arias-Estrada, "Compact FPGA-based systolic array architecture suitable for vision systems", Fourth International Conference on Information Technology (ITNG'07), pp.1008-1013, 2007.
14.
Shyue-kung Lu, Ting-yu Chen, Wei-yuan Liu, "Efficient Built-In Self-Test Schemes for Video Coding Cores: a Case Study on DCT/IDCT Circuits", 2006 12th Pacific Rim International Symposium on Dependable Computing (PRDC'06), pp.97-104, 2006.
15.
Pramod Kumar Meher, "Unified Systolic-Like Architecture for DCT and DST Using Distributed Arithmetic", IEEE Transactions on Circuits and Systems I: Regular Papers, vol.53, no.12, pp.2656-2663, 2006.
16.
Sumeer Goel, Yasser Ismail, Parimal Devulapalli, Jason McNeely, Magdy A. Bayoumi, "An Efficient Data Reuse Motion Estimation Engine", 2006 IEEE Workshop on Signal Processing Systems Design and Implementation, pp.383-386, 2006.
17.
Griselda Saldana, Miguel Arias-Estrada, "Real Time FPGA-based Architecture for Video Applications", 2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006), pp.1-10, 2006.
18.
M. Panovic, A. Demosthenous, "Motion estimation processor using mixed-signal approach", IEEE Transactions on Circuits and Systems II: Express Briefs, vol.53, no.6, pp.492-496, 2006.
19.
M. Sayed, W. Badawy, "An affine-based algorithm and SIMD architecture for video compression with low bit-rate applications", IEEE Transactions on Circuits and Systems for Video Technology, vol.16, no.4, pp.457-471, 2006.
20.
N. Kroupis, N. Zervas, M. Dasygenis, K. Tatas, D. Soudris, A. Thanailakis, "High-level performance and power exploration of DSP applications realized on programmable processors", Proceedings of the Fifth IEEE International Symposium on Signal Processing and Information Technology, 2005., pp.890-895, 2005.
21.
Chien-Min Ou, Chian-Feng Le, Wen-Jyi Hwang, "An efficient VLSI architecture for H.264 variable block size motion estimation", IEEE Transactions on Consumer Electronics, vol.51, no.4, pp.1291-1299, 2005.
22.
T. Dias, N. Roma, L. Sousa, "Efficient motion vector refinement architecture for sub-pixel motion estimation systems", IEEE Workshop on Signal Processing Systems Design and Implementation, 2005., pp.313-318, 2005.
23.
Xu Ma, Jian Gao, Jie Chen, "A high-performance low-power 2D 8/spl times/8 IDCT processor with asynchronous pipeline", 2005 6th International Conference on ASIC, vol.1, pp.341-344, 2005.
24.
Hyukjune Chung, A. Ortega, "Analysis and testing for error tolerant motion estimation", 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), pp.514-522, 2005.
25.
T. Dias, N. Roma, L. Sousa, "Efficient VLSI Architecture for Real-Time Motion Estimation in Advanced Video Coding", Proceedings 2005 IEEE International SOC Conference, pp.91-92, 2005.
26.
A.K. Pai, K. Benkrid, D. Crookes, "Embedded reconfigurable DCT architectures using adder-based distributed arithmetic", Seventh International Workshop on Computer Architecture for Machine Perception (CAMP'05), pp.81-86, 2005.
27.
P. Lee, "An evaluation of a hybrid-logarithmic number system DCT/IDCT algorithm [image compression applications]", 2005 IEEE International Symposium on Circuits and Systems, pp.4863-4866 Vol. 5, 2005.
28.
Kuan-Hung Chen, Jiun-In Guo, Jinn-Shyan Wang, Ching-Wei Yeh, Jia-Wei Chen, "An energy-aware IP core design for the variable-length DCT/IDCT targeting at MPEG4 shape-adaptive transforms", IEEE Transactions on Circuits and Systems for Video Technology, vol.15, no.5, pp.704-715, 2005.
29.
Po-chih Tseng, Yung-chi Chang, Yu-wen Huang, Hung-chi Fang, Chao-tsung Huang, Liang-gee Chen, "Advances in Hardware Architectures for Image and Video Coding - A Survey", Proceedings of the IEEE, vol.93, no.1, pp.184-197, 2005.
30.
Ce Zhu, Wei-Song Qi, W. Ser, "Predictive fine granularity successive elimination for fast optimal block-matching motion estimation", IEEE Transactions on Image Processing, vol.14, no.2, pp.213-221, 2005.
Cites in Papers - Other Publishers (61)
1.
David J. Brady, Lu Fang, Zhan Ma, "Deep learning for camera data acquisition, control, and image estimation", Advances in Optics and Photonics, vol.12, no.4, pp.787, 2020.
2.
Behrooz Parhami, "Computer Architecture for Big Data", Encyclopedia of Big Data Technologies, pp.481, 2019.
3.
K. Sayood, S. Balkir, "Hardware-Assisted Compression", Encyclopedia of Big Data Technologies, pp.922, 2019.
4.
K. Sayood, S. Balkir, "Hardware-Assisted Compression", Encyclopedia of Big Data Technologies, pp.1, 2018.
5.
Behrooz Parhami, "Computer Architecture for Big Data", Encyclopedia of Big Data Technologies, pp.1, 2018.
6.
Haibing Yin, Huizhu Jia, Jun Zhou, Zhiyong Gao, "Survey on Algorithm and VLSI Architecture for MPEG-Like Video Coder", Journal of Signal Processing Systems, vol.88, no.3, pp.357, 2017.
7.
Yasser Ismail, Wael El-Medany, Hessa Al-Junaid, Ahmed Abdelgawad, "High performance architecture for real-time HDTV broadcasting", Journal of Real-Time Image Processing, vol.11, no.4, pp.633, 2016.
8.
Fabio L. M. de Oliveira, Marcelo B. Vieira, Computational Science and Its Applications -- ICCSA 2015, vol.9155, pp.283, 2015.
9.
Ganapathi Hegde, Amritha Krishna R.S., Pukhraj Vaya, "Conservative Approximation–Based Full-Search Block Matching Algorithm Architecture for QCIF Digital Video Employing Systolic Array Architecture", ETRI Journal, vol.37, no.4, pp.772, 2015.
10.
Fayez M. Idris, "Hardware Implementations of Image/Video Watermarking Algorithms", Digital Rights Management, pp.148, 2013.
11.
MOHAMMAD REZA HOSSEINY FATEMI, HASAN F. ATES, ROSLI SALLEH, "A SURVEY OF ALGORITHMS AND ARCHITECTURES FOR H.264 SUB-PIXEL MOTION ESTIMATION", Journal of Circuits, Systems and Computers, vol.21, no.03, pp.1250016, 2012.
12.
Mohammed S. Sayed, Wael Badawy, Graham Jullien, "Interpolation-Free Fractional-Pixel Motion Estimation Algorithms with Efficient Hardware Implementation", Journal of Signal Processing Systems, vol.67, no.2, pp.139, 2012.
13.
Sergio Saponara, Luca Fanucci, "Homogeneous and Heterogeneous MPSoC Architectures with Network-On-Chip Connectivity for Low-Power and Real-Time Multimedia Signal Processing", VLSI Design, vol.2012, pp.1, 2012.
14.
Edward Chen, Victor Gusev Lesau, Dorian Sabaz, Lesley Shannon, William A. Gruver, Holonic and Multi-Agent Systems for Manufacturing, vol.6867, pp.94, 2011.
15.
Fayez M. Idris, "Hardware Implementations of Image/Video Watermarking Algorithms", Advanced Techniques in Multimedia Watermarking, pp.425, 2010.
16.
Joo-Young Kim, Sejong Oh, Seungjin Lee, Minsu Kim, Jinwook Oh, Hoi-Jun Yoo, "An attention controlled multi-core architecture for energy efficient object recognition", Signal Processing: Image Communication, vol.25, no.5, pp.363, 2010.
17.
Kun-Bin Lee, "Design and Implementation of H.264/AVC Decoder", Mobile Multimedia Broadcasting Standards, pp.509, 2009.
18.
Stephen Warrington, Wai-Yip Chan, Subramania Sudharsanan, "Scalable high-throughput variable block size motion estimation architecture", Microprocessors and Microsystems, vol.33, no.4, pp.319, 2009.
19.
Jun Ke, Premchandra Shankar, Mark A. Neifeld, "Distributed imaging using an array of compressive cameras", Optics Communications, vol.282, no.2, pp.185, 2009.
20.
Hartwig Jeschke, "Efficiency measures for SOC concepts", Journal of Systems Architecture, vol.54, no.11, pp.1039, 2008.
21.
A. Ben Atitallah, P. Kadionik, N. Masmoudi, H. Levi, "FPGA implementation of a HW/SW platform for multimedia embedded systems", Design Automation for Embedded Systems, vol.12, no.4, pp.293, 2008.
22.
M. Hassaballah, Saleh Omran, Youssef B. Mahdy, "A Review of SIMD Multimedia Extensions and their Usage in Scientific and Engineering Applications", The Computer Journal, vol.51, no.6, pp.630-649, 2008.
23.
Andrew Kinane, Noel O?Connor, "Energy-efficient Hardware Accelerators for the SA-DCT and Its Inverse", The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, vol.47, no.2, pp.127, 2007.
24.
Grigorios Chrysos, Apostolos Dollas, Nikolaos Bourbakis, "Architecture and design of an embeddable system for SCAN-based compression, encryption and information hiding", Journal of Real-Time Image Processing, vol.2, no.4, pp.207, 2007.
25.
T Dias, S Momcilovic, N Roma, L Sousa, "Adaptive Motion Estimation Processor for Autonomous Video Devices", EURASIP Journal on Embedded Systems, vol.2007, no.1, pp.057234, 2007.
26.
T. Dias, S. Momcilovic, N. Roma, L. Sousa, "Adaptive Motion Estimation Processor for Autonomous Video Devices", EURASIP Journal on Embedded Systems, vol.2007, pp.1, 2007.
27.
Liangbao Jiao, De Zhang, Houjie Bi, Intelligent Computing in Signal Processing and Pattern Recognition, vol.345, pp.938, 2006.
28.
Mohammed Sayed, Wael Badawy, "A Computational Memory Architecture for MPEG-4 Applications with Mobile Devices", Journal of VLSI signal processing systems for signal, image and video technology, vol.42, no.1, pp.35, 2006.
29.
Nikolaos Kroupis, Nikolaos Zervas, Minas Dasygenis, Konstantinos Tatas, Antonios Argyriou, Dimitrios Soudris, Antonios Thanailakis, "Behavioral-Level Performance and Power Exploration of Data-Intensive Applications Mapped on Programmable Processors", Journal of VLSI signal processing systems for signal, image and video technology, vol.44, no.1-2, pp.153, 2006.
30.
Giuseppe Grassi, Luigi A. Grieco, "CNN-based architecture for real-time object-oriented video coding applications", International Journal of Circuit Theory and Applications, vol.33, no.1, pp.53, 2005.
