Loading [MathJax]/extensions/MathMenu.js
Floating-gate devices, circuits, and systems | IEEE Conference Publication | IEEE Xplore

Floating-gate devices, circuits, and systems


Abstract:

This paper describes our programmable analog technology based around floating-gate transistors that allow for non-volatile storage as well as computation through the same...Show More

Abstract:

This paper describes our programmable analog technology based around floating-gate transistors that allow for non-volatile storage as well as computation through the same device. We describe the basic concepts for floating-gate devices, capacitor-based circuits, and the basic charge modification mechanisms that makes this analog technology programmable. We describe the techniques to extend these techniques to program an nonhomogenious array of floating-gate devices.
Date of Conference: 20-24 July 2005
Date Added to IEEE Xplore: 14 November 2005
Print ISBN:0-7695-2403-6
Conference Location: Banff, AB, Canada
References is not available for this document.

I. Impact of Programmable Analog Circuits

Over the last decade floating-gate circuit approaches have progressed from a few foundational academic results [1], [2] to a stable circuit and system technology with both academic and industrial applications. This programmable analog technology empowers analog signal processing approaches programmable precision analog low-power techniques. An analog technology that is programmable can enable analog components to be seen as nearly user-friendly as configurable digital options. This approach allows power efficient computing for analog signal processing of 1000 to 10,000 times more efficient than custom digital computation, making a range of portable applications not possible for over a decade a possibility today.

Select All
1.
T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations," IEEE Transactions on Electron Devices, vol. 39, no. 6, pp. 1444-1455, 1992.
2.
P. Hasler, C. Diorio, B. A. Minch, and C. A. Mead, Advances in Neural Information Processing Systems 7. Cambridge, MA: MIT Press, 1995, ch. Single transistor learning synapses, pp. 817-824.
3.
P. Hasler and T. S. Lande, "Special issue on floating-gate devices, circuits, and systems," IEEE Journal of Circuits and Systems, vol. 48, no. 1, Jan. 2001.
4.
B. A. Minch, P. Hasler, and C. Diorio, "Multiple-input translinear element networks," IEEE Transactions on Circuits and Systems II, vol. 48, no. 1, pp. 20-28, Jan. 2001.
5.
D. Graham, P. D. Smith, R. Ellis, R. Chawla, and P. Hasler, "Programmable bandpass array using floating-gate elements," in Proceedings of the International Symposium on Circuits and Systems, Vancouver, BC, May 2004.
6.
P. Hasler, B. A. Minch, and C. Diorio, "Adaptive circuits using pFET floating-gate devices," in Proceedings of the 20th Anniversary Conference on Advanced Research in VLSI, Atlanta, GA, March 1999, pp. 215-229.
7.
M. Kucic, P. Hasler, J. Dugger, and D. V. Anderson, "Programmable and adaptive analog filters using arrays of floating-gate circuits," in 2001 Conference on Advanced Research, in VLSI, E. Brunvand and C. Myers, Eds. IEEE Computer Society, March 2001, pp. 148-162.
8.
C. Duffy and P. Hasler, "Modeling hot-electron injection in pfet's," Journal of Computational Electronics, vol. 2, pp. 317-322, Jan. 2001.
9.
V. Srinivasan, G. J. Serrano, J. Gray, and P. Hasler, "A precision cmos amplifier using floating-gates for offset cancellation," in Custom Integrated Circuits Conference, San Jose, Sept. 2005.
10.
V. Srinivasan, J. Dugger, and P. Hasler, "An adaptive analog synapse circuit that implements the least-mean-square learning algorithm," in Proceedings of the International Symposium on Circuits and Systems, Kobe, Japan, May 2005.
11.
G. Serrano, P. Smith, H. Lo, R. Chawla, T. Hall, C. Twigg, and P.Hasler, "Automatic rapid programming of large arrays of floating-gate elements," in Proceedings of the International Symposium, on Circuits and Systems, Vancouver, May 2004.
12.
M. Kucic, Ed., Analog Computing Arrays. Atlanta, GA: Ph.D. Dissertation, Georgia Institute of Technology, 2004.
13.
A. Bandyopadhyay, J. Lee, R. Robucci, and P. Hasler, "A 80uw/frame 104x128 cmos imager front-end for jpeg compression," in Proceedings of the International Symposium on Circuits and Systems, Kobe, Japan, May 2005.
14.
A. Bandyopadhyay, G. Serrano, and P. Hasler, "Programming analog computational memory elements to 0.2 percent accuracy over 3.5 decades of current," in Proceedings of the International Symposium on Circuits and Systems, Kobe, Japan, May 2005.
Contact IEEE to Subscribe

References

References is not available for this document.