Abstract:
This study presents a 15-b 40-MS/s switched-capacitor CMOS pipelined analog-to-digital converter (ADC). High resolution is achieved by using a correlation-based backgroun...Show MoreMetadata
Abstract:
This study presents a 15-b 40-MS/s switched-capacitor CMOS pipelined analog-to-digital converter (ADC). High resolution is achieved by using a correlation-based background calibration technique that can continuously monitor the transfer characteristics of the critical pipeline stages and correct the digital output codes accordingly. The calibration can correct errors associated with capacitor mismatches and finite opamp gains. The ADC was fabricated using a 0.25-/spl mu/m 1P5M CMOS technology. Operating at a 40-MS/s sampling rate, the ADC attains a maximum signal-to-noise-plus-distortion ratio of 73.5 dB and a maximum spurious-free-dynamic-range of 93.3 dB. The chip occupies an area of 3.8/spl times/3.6 mm/sup 2/, and the power consumption is 370 mW with a single 2.5-V supply.
Published in: IEEE Journal of Solid-State Circuits ( Volume: 40, Issue: 5, May 2005)
References is not available for this document.
Contents Select All
1.
B.-S. Song, S.-H. Lee and M. F. Tompsett, "A 10-b 15-MHz CMOS recycling two-step A/D converter", IEEE J. Solid-State Circuits, vol. 25, no. 12, pp. 1328-1338, Dec. 1990.
2.
S.-H. Lee and B.-S. Song, "Digital-domain calibration of multistep analog-to-digital converters", IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1679-1688, Dec. 1992.
3.
Y.-M. Lin, B. Kim and P. R. Gray, " A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- muhbox{m} CMOS ", IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 628-636, Apr. 1991.
4.
A. N. Karanicolas, H.-S. Lee and K. L. Bacrania, "A 15-b 1-Msample/s digitally self-calibrated pipelined ADC", IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1207-1215, Dec. 1993.
5.
H.-S. Lee, "A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC", IEEE J. Solid-State Circuits, vol. 29, no. 4, pp. 509-515, Apr. 1994.
6.
E. G. Soenen and R. L. Geiger, "An architecture and an algorithm for fully digital correction of monolithic pipelined ADC's", IEEE Trans. Circuits Syst. II Analog. Digit. Signal Process., vol. 42, no. 3, pp. 143-152, Mar. 1995.
7.
M. K. Mayes and S. W. Chin, "A 200 mW 1 Msample/s 16-b pipelined A/D converter with on-chip 32-b microcontroller", IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1862-1872, Dec. 1996.
8.
I. E. Opris, L. D. Lewicki and B. C. Wong, "A single-ended 12-bit 20 Msample/s self-calibrating pipeline A/D converter", IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1898-1903, Dec. 1998.
9.
S.-Y. S. Chuang and T. L. Sculley, "A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter", IEEE J. Solid-State Circuits, vol. 37, no. 6, pp. 674-683, Jun. 2002.
10.
J. Li and U.-K. Moon, "Background calibration techniques for multistage pipelined ADC's with digital redundancy", IEEE Trans. Circuits Syst. II Analog. Digit. Signal Process., vol. 50, no. 9, pp. 531-538, Sep. 2003.
11.
J. Ming and S. H. Lewis, "An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration", IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1489-1497, Oct. 2001.
12.
S.-T. Ryu, S. Ray, B.-S. Song, G.-H. Cho and K. Bacrania, "A 14 b-linear capacitor self-trimming pipelined ADC", IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 464-465, Feb. 2004.
13.
E. Siragusa and I. Galton, "Gain error correction technique for pipelined analogue-to-digital converters", Electron. Lett., vol. 36, pp. 617-618, Mar. 2000.
14.
I. Galton, "Digital cancellation of D/A converter noise in pipelined A/D converters", IEEE Trans. Circuits Syst. II Analog Digit. Signal Process., vol. 47, no. 3, pp. 185-196, Mar. 2000.
15.
E. Siragusa and I. Galton, "A digitally enhanced 1.8 V 15 b 40 Ms/s CMOS pipelined ADC", IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 452-453, Feb. 2004.
16.
K. Nair and R. Harjani, "A 96 dB SFDR 50 MS/s digitally enhanced CMOS pipeline A/D converter", IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 456-465, Feb. 2004.
17.
B. Murmann and B. E. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification", IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
18.
H.-C. Liu, Z.-M. Lee and J.-T. Wu, "A digital background calibration technique for pipelined analog-to-digital converters", Proc. IEEE Int. Symp. Circuits Syst., pp. 1881-1884, May 2003.
19.
H.-C. Liu, Z.-M. Lee and J.-T. Wu, "A 15 b 20 MS/s pipelined ADC with digital background calibration", IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp. 454-455, Feb. 2004.
20.
S.-U. Kwak, B.-S. Song and K. Bacrania, "A 15-b 5-Msample/s low-spurious CMOS ADC", IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1866-1875, Dec. 1997.
21.
I. Mehr and L. Singer, "A 55-mW 10-bit 40-Msample/s Nyquist-rate CMOS ADC", IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 318-325, Mar. 2000.
22.
W. W. Yang, D. Kelly, I. Mehr, M. T. Sayuk and L. Singer, "A 3-V 340-mw 14-b 75-Msample/s CMOS ADC 85-dB SFDR at Nyquist input", IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1931-1936, Dec. 2001.
23.
B. K. Ahuja, "An improved frequency response compensation technique for CMOS operational amplifier", IEEE J. Solid-State Circuits, vol. SC-18, no. issue No??, pp. 629-633, Dec. 1983.
24.
D. B. Ribner and M. A. Copeland, "Design technique for cascoded CMOS op amps. with improved PSRR and common-mode input range", IEEE J. Solid-State Circuits, vol. SSC-19, no. 3, pp. 919-925, Mar. 1984.
25.
K. Nakamura, M. Hotta, L. R. Carley and D. J. Allsot, "An 85 mW 10 b 40 Msamples/s CMOS parallel-pipelined ADC", IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 173-183, Mar. 1995.
26.
P. J. Hurst, S. H. Lewis, J. P. Keane, F. Aram and K. C. Dyer, "Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers", IEEE Trans. Circuits Syst. I, vol. 51, no. 2, pp. 275-285, Feb. 2004.
27.
R. Hogervorst and J. H. Huijsing, Design of Low-Voltage Low-Power Operational Amplifier Cells, Norwell, MA:Kluwer, 1996.
28.
D. Senderowicz, S. F. Dreyer, J. H. Huggins, C. F. Rahim and C. A. Laber, "A family of differential NMOS analog circuits for a PCM codec filter chip", IEEE J. Solid-State Circuits, vol. SSC-17, no. 12, pp. 1014-1023, Dec. 1982.
29.
M. Dessouky and A. Kaiser, "Input switch configuration for rail-to-rail operation of switched opamp circuits", Electron. Lett., vol. 35, pp. 8-10, Jan. 1999.
30.
A. M. Abo and P. R. Gray, "A 1.5-V 10-bit 14.3-MS/s CMOS pipeline analog-to-digital converter", IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May 1999.
