Loading [MathJax]/extensions/MathMenu.js
A Digital-to-Time Converter with Coupled Phase-Rotating LC Oscillators in 90-nm CMOS Technology | IEEE Conference Publication | IEEE Xplore

A Digital-to-Time Converter with Coupled Phase-Rotating LC Oscillators in 90-nm CMOS Technology


Abstract:

This paper presents the design and implementation of a digital-to-time converter with coupled phase-rotating LC oscillators. Unlike conventional quadrature signal generat...Show More

Abstract:

This paper presents the design and implementation of a digital-to-time converter with coupled phase-rotating LC oscillators. Unlike conventional quadrature signal generation where circuit symmetry is carefully maintained, in the proposed design, the coupling circuits are intentionally skewed for phase and timing adjustments, while the total phase delay through the coupling circuits is set properly to ensure resonant operation. With 7-bit control across a full cycle, the proposed design can provide unlimited adjustment range. A prototype is designed and implemented with a 90-nm CMOS process, and a phase-locked loop is adopted to stabilize the operating frequency. With the core oscillators operating at 9.87 GHz, measurement results show an effective timing resolution of 1.71 ps. Phase noise at 1 MHz and 10 MHz offset aie -117.7 dBc/Hz and -124.7 dBc/Hz, respectively. The entire DTC design consumes less than 50 mW at all output settings.
Date of Conference: 26-29 May 2019
Date Added to IEEE Xplore: 01 May 2019
Print ISBN:978-1-7281-0397-6
Print ISSN: 2158-1525
Conference Location: Sapporo, Japan
Citations are not available for this document.

I. Introduction

Digital-to-time converters (DTCs) adjust output timing or timing delay with a digital code, similar to variable delay elements. DTCs have been used in many applications such as fractional-N phase-locked loops (PLLs) [1], sampling oscilloscopes [2], and radar systems [3]. In these applications, the timing adjustment resolution, total adjustment range, output signal quality, as well as power consumption, are the key design considerations.

Cites in Papers - |

Cites in Papers - IEEE (1)

Select All
1.
Jaehan Park, Cheolmin Ahn, Jaehyeong Hong, Jae-Yoon Sim, "A Picosecond-Resolution Digitally-Controlled Timing Generator With One-Clock-Latency at Arbitrary Instantaneous Input", IEEE Transactions on Circuits and Systems II: Express Briefs, vol.67, no.9, pp.1544-1548, 2020.
Contact IEEE to Subscribe

References

References is not available for this document.