Abstract:
In this paper, we describe our floating-gate pFET device, with its many circuit applications and supporting experimental measurements. We developed these devices in stand...Show MoreMetadata
Abstract:
In this paper, we describe our floating-gate pFET device, with its many circuit applications and supporting experimental measurements. We developed these devices in standard double-poly CMOS technologies by utilizing many effects inherent in these processes. We add floating-gate charge by electron tunneling, and we remove floating-gate charge by hot-electron injection. With this floating-gate technology, we cannot only build analog EEPROMs, we can also implement adaptation and learning when we consider floating-gate devices to be circuit elements with important time-domain dynamics. We start by discussing non-adaptive properties of floating-gate devices and we present two representative non-adaptive applications. First, we discuss using the floating-gate pFETs as non-volatile voltage sources or potentiometers (e-pots). Second, we discuss using floating-gate pFETs to build translinear circuits that compute the product of powers of the input currents. We then discuss the physics, behavior, and applications of adaptation using floating-gate pFETs. The physics of adaptation starts with floating-gate pFETs with continuous tunneling and injection currents. A single floating-gate MOS device operating with continuous-time tunneling and injection currents can exhibit either stabilizing or destabilizing behaviors. One particular application is an autozeroing floating-gate amplifier (AFGA) that uses tunneling and pFET hot-electron injection to adaptively set its DC operating point. Continuous-time circuits comprising multiple floating-gate MOS devices show various competitive and cooperative behaviors between devices. These floating-gate circuits can be used to build silicon systems that adapt and learn.
Date of Conference: 21-24 March 1999
Date Added to IEEE Xplore: 06 August 2002
Print ISBN:0-7695-0056-0
Print ISSN: 1522-869X
References is not available for this document.
Select All
1.
D. Kahng and S. M. Sze, "A floating-gate and its application to memory devices", The Bell System Technical Journal, vol. 46, no. 4, pp. 1288-1295, 1967.
2.
ISD Data Book: Voice Recording and Playback ICs, San Jose:ISD, 1996.
3.
P. Hasler, C. Diorio, B. A. Minch and C. Mead, "Single Transistor Learning Synapses" in Advances in Neural Information Processing Systems, MIT Press, vol. 7, pp. 817-824, 1995, [online] Available: http://users.ece.gatech.edu/~phasler.
4.
P. Hasler, B. A. Minch, C. Diorio and C. Mead, "An autozeroing amplifier using pFET hot-electron injection", Proceedings of the International Symposium on Circuits and Systems, vol. 3, pp. 325-328, 1996, [online] Available: http://users.ece.gatech.eclu/~phasler.
5.
P. Hasler, Β. A. Minch, C. Diorio and C. A. Mead, "An autozeroing floating-gate amplifier", Circuits and Systems II: Digital and Analog Signal Processing, [online] Available: http://users.ece.gatech.edu/~phasler.
6.
P. Hasler, A. Andreou, C. Diorio, B. A. Minch and C. A. Mead, "Impact ionization and hot-electron injection derived consistently from Boltzmann transport", VLSI Design.
7.
P. Hasler, C. Diorio and B. A. Minch, "A four-quadrant floating-gate synapse", Proceedings of IEEE International Symposium on Circuits and Systems, 1998, [online] Available: http:// users.ece.gatech.edu /~phasler.
8.
P. Hasler, Foundations of Learning in Analog VLSI, California Institute of Technology, February 1997, [online] Available: http://users.ece.gatech.edu/~phasler.
9.
P. Hasler, T. Stanford, B. A. Minch and C. Diorio, "An Autozeroing Floating-Gate Second-Order Section", Proceedings of IEEE International Symposium on Circuits and Systems, 1998, [online] Available: http://users.ece.gatech.edu/~phasler.
10.
B. A. Minch, C. Diorio, P. Hasler and C. A. Mead, "Translinear circuits using subthreshold floating-gate MOS transistors", Analog Integrated Circuits and Signal Processing, vol. 9, no. 2, pp. 167-179, 1996, [online] Available: http://users.ece.gatech.edu/~phasler.
11.
Β. A. Minch, C. Diorio, P. Hasler and C. A. Mead, "The matching of small capacitors for analog VLSI", Proceedings of the International Symposium on Circuits and Systems, vol. 1, pp. 238-241, 1996, [online] Available: http://users.ece.gatech.edu/~phasler.
12.
R. R. Harison, P. Hasler and B. A. Minch, "Floating-gate CMOS analog memory cell array", Proceedings of IEEE International Symposium on Circuits and Systems, 1998, [online] Available: http://users.ece.gatech.edu/~phasler.
13.
A. Apsel, T. Stanford and P. Hasler, "An adaptive floating-gate olfaction sensor", Proceedings of IEEE International Symposium on Circuits and Systems, 1998, [online] Available: http://users.ece.gatech.edu/~phasler.
14.
C. Diorio, P. Hasler, B. A. Minch and C. Mead, "A complementary pair of four-terminal silicon synapses", Analog Integrated Circuits and Signal Processing, 1997.
15.
C. Diorio, S. Mahajan, P. Hasler, B. A. Minch and C. Mead, "A high resolution non-volatile analog memory cell", Proceedings of the International Conference of Circuits and Systems, pp. 2233-2236, 1995.
16.
A. Thomsen and M. A. Brooke, "A floating gate MOSFET with tunneling injector fabricated using a standard double-polysilicon CMOS process", IEEE Electron Device Letters, vol. 12, pp. 111-113, 1991.
17.
T. Shibata and T. Ohmi, "A functional MOS transistor featuring gate-level weighted sum and threshold operations", IEEE Transactions on Electron Devices, vol. 39, no. 6, pp. 1444-1455, 1992.
18.
R. G. Benson and D. A. Kerns, "UV-activated conductances allow for multiple time-scale learning", IEEE Transactions on Neural Networks, vol. 4, no. 3, pp. 434-440, 1993.
19.
K. Yang and A. G. Andreou, "A Multiple Input Differential Amplifier Based on Charge Sharing on a Floating-Gate MOSFET", Journal of Analog Integrated Circuits and Signal Processing, vol. 6, no. 3, pp. 197-208, 1994.
20.
H. V. Tran, T. Blyth, D. Sowards, L. Engh, B. S. Nataraj, T. Dunne, et al., "A 2.5V 256-level non-volatile analog storage device using EEPROM technology", Proceedings of IEEE International Solid-State Circuits Conference, pp. 270-271, 1996.
21.
J. Ramirez-Angulo, "+-0.75V BiCMOS Four Quadrant Analog Multiplier with Rail-Rail Input Signal-Swing", Proceedings of the 1996 IEEE International Symposium on Circuits and Systems, vol. 1, pp. 242-245, 1996.
22.
Y. Berger, D. T. Wisland, T. S. Lande and S. Mikkelsen, "Ultra low-voltage digital floating-gate UVMOS Circuits", Proceedings of IEEE International Symposium on Circuits and Systems, 1998.
23.
C. A. Mead, Analog VLSI and Neural Systems, MA, Reading:Addison-Wesley, 1989.
24.
M. Lenzlinger and E. H. Snow, "Fowler-Nordheim tunneling into thermally grown Si02", Journal of Applied Physics, vol. 40, no. 1, pp. 278-283, 1969.
25.
C. A. Mead, "Scaling of MOS technology to submicrometer feature sizes", Journal of VLSI Signal Processing, vol. 8, pp. 9-25, 1994.
26.
Y. Xu, Electron Transport through Thin Film Amorphous Silicon — A Tunneling Study, 1992.
27.
T. A. Fjeldly and M. Shur, "Threshold voltage modeling and the subthreshold regime of operation of short-channel MOSFETs", IEEE Transactions on Electron Devices, vol. 40, no. 1, pp. 137-145, 1993.