FPGA implementation of vedic floating point multiplier | IEEE Conference Publication | IEEE Xplore

FPGA implementation of vedic floating point multiplier


Abstract:

Most of the scientific operation involve floating point computations. It is necessary to implement faster multipliers occupying less area and consuming less power. Multip...Show More

Abstract:

Most of the scientific operation involve floating point computations. It is necessary to implement faster multipliers occupying less area and consuming less power. Multipliers play a critical role in any digital design. Even though various multiplication algorithms have been in use, the performance of Vedic multipliers has not drawn a wider attention. Vedic mathematics involves application of 16 sutras or algorithms. One among these, the Urdhva tiryakbhyam sutra for multiplication has been considered in this work. An IEEE-754 based Vedic multiplier has been developed to carry out both single precision and double precision format floating point operations and its performance has been compared with Booth and Karatsuba based floating point multipliers. Xilinx FPGA has been made use of while implementing these algorithms and a resource utilization and timing performance based comparison has also been made.
Date of Conference: 19-21 February 2015
Date Added to IEEE Xplore: 23 April 2015
ISBN Information:
Conference Location: Kozhikode, India
References is not available for this document.

Getting results...

References

References is not available for this document.