Loading [a11y]/accessibility-menu.js
FPGA implementation of vedic floating point multiplier | IEEE Conference Publication | IEEE Xplore

FPGA implementation of vedic floating point multiplier


Abstract:

Most of the scientific operation involve floating point computations. It is necessary to implement faster multipliers occupying less area and consuming less power. Multip...Show More

Abstract:

Most of the scientific operation involve floating point computations. It is necessary to implement faster multipliers occupying less area and consuming less power. Multipliers play a critical role in any digital design. Even though various multiplication algorithms have been in use, the performance of Vedic multipliers has not drawn a wider attention. Vedic mathematics involves application of 16 sutras or algorithms. One among these, the Urdhva tiryakbhyam sutra for multiplication has been considered in this work. An IEEE-754 based Vedic multiplier has been developed to carry out both single precision and double precision format floating point operations and its performance has been compared with Booth and Karatsuba based floating point multipliers. Xilinx FPGA has been made use of while implementing these algorithms and a resource utilization and timing performance based comparison has also been made.
Date of Conference: 19-21 February 2015
Date Added to IEEE Xplore: 23 April 2015
ISBN Information:
Conference Location: Kozhikode, India
Citations are not available for this document.

I. Introduction

Fixed point and floating point number representations are being widely used by various applications as in the design of Digital Signal Processors (DSPs). High speed computation with high degree of accuracy are quite essential in a broad range of applications form basic consumer electronics to sophisticated industrial instrumentation. When compared to a fixed point representation, floating point can represent very small and very large numbers, thereby increasing the range of representation. Dynamic range and precision considerations determine whether fixed point or floating point representations are to be used for a specific application. An example, where dynamic range requirements demand the usage of floating point representation is matrix inversion. Various floating point arithmetic operations are extensively supported by all the microprocessors and computer systems. Among various floating point arithmetic operations, multiplication is more frequently used in many applications. The efficient FPGA implementation of complex floating point functions requires the use of efficient multiplication algorithms. An efficient multiplication algorithm, which facilitates optimized utilization of resources and minimum time delay must be used for effective implementation of floating point processors. A floating point multiplier is the most commonly used component in many digital applications such as digital filters, data processors and DSPs. About 37 % of the floating point instructions in benchmark applications constitute floating point multiplications [1].

Cites in Papers - |

Cites in Papers - IEEE (8)

Select All
1.
Anakhi Hazarika, Nikumani Choudhury, Soumyajit Poddar, "Approximate Vedic Multiplier Architecture for Efficient CNN Acceleration on Embedded Devices", 2024 IEEE 48th Annual Computers, Software, and Applications Conference (COMPSAC), pp.473-482, 2024.
2.
Bindu Swetha Pasuluri, VJK Kishor Sonti, "Reducing Computational Complexity in Digital Circuit Designing using Ancient Mathematics: A Review", 2022 IEEE Delhi Section Conference (DELCON), pp.1-9, 2022.
3.
Desu Sai Manikanta, Katakam Shanmukha Satya Ramakrishna, Maturi Giridhar, Narlapati Avinash, Talupula Srujan, Ramesh S. R, "Hardware Realization of Low power and Area Efficient Vedic MAC in DSP Filters", 2021 5th International Conference on Trends in Electronics and Informatics (ICOEI), pp.46-50, 2021.
4.
Atiyehsadat Panahi, Keaten Stokke, David Andrews, "A Library of FSM-based Floating-Point Arithmetic Functions on FPGAs", 2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp.1-8, 2019.
5.
C R S Hanuman, J Kamala, "Hardware Implementation of 24-bit Vedic Multiplier in 32-bit Floating-Point Divider", 2018 4th International Conference on Electrical, Electronics and System Engineering (ICEESE), pp.60-64, 2018.
6.
Roshani Pawar, S. S. Shriramwar, "Design & implementation of area efficient low power high speed MAC unit using FPGA", 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI), pp.2683-2687, 2017.
7.
Amish Jais, Prasanna Palsodkar, "Design and implementation of 64 bit multiplier using vedic algorithm", 2016 International Conference on Communication and Signal Processing (ICCSP), pp.0775-0779, 2016.
8.
Ravi Kishore Kodali, Siva Kumar, Vishal Jain, Boppana Lakshmi, "Hybrid multiplier for ECC", 2015 IEEE Recent Advances in Intelligent Computational Systems (RAICS), pp.65-70, 2015.

Cites in Papers - Other Publishers (9)

1.
K. Rajkumar, "Design and optimization of MSI-enabled multi-precision binary multiplier architecture", i-managers Journal on Circuits and Systems, vol.11, no.2, pp.27, 2023.
2.
M. Venkata Subbaiah, G. Umamaheswara Reddy, "Delay-Efficient Vedic Multiplier Design Using 4:3 Counter for Complex Multiplication", Proceedings of Fourth International Conference on Communication, Computing and Electronics Systems, vol.977, pp.735, 2023.
3.
Geetam Singh Tomar, Marcus Llyode George, Abhineet Singh Tomar, "Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication", IET Circuits, Devices & Systems, vol.15, no.5, pp.455, 2021.
4.
Satya Ranjan Sahu, Bandan Kumar Bhoi, Manoranjan Pradhan, "Fast signed multiplier using Vedic Nikhilam algorithm", IET Circuits, Devices & Systems, vol.14, no.8, pp.1160-1166, 2020.
5.
C. R. S. Hanuman, J. Kamala, A. R. Aruna, "Implementation of high precision/low latency FP divider using Urdhva–Tiryakbhyam multiplier for SoC applications", Design Automation for Embedded Systems, 2019.
6.
Geetam Singh Tomar, Marcus Lloyde George, "Modified Binary Multiplier Architecture to Achieve Reduced Latency and Hardware Utilization", Wireless Personal Communications, vol.98, no.4, pp.3549, 2018.
7.
K. V. Gowreesrinivas, P. Samundiswary, "FPGA Implementation of Single-Precision Floating Point Multiplication with Karatsuba Algorithm Using Vedic Mathematics", Smart Computing and Informatics, vol.78, pp.515, 2018.
8.
Urmila Shrawankar, Krutika Jayant Sapkal, "Complexity Analysis of Vedic Mathematics Algorithms for Multicore Environment", International Journal of Rough Sets and Data Analysis, vol.4, no.4, pp.31, 2017.
9.
Ranjan Kumar Barik, Manoranjan Pradhan, Rutuparna Panda, "Time efficient signed Vedic multiplier using redundant binary representation", The Journal of Engineering, vol.2017, no.3, pp.60-68, 2017.

References

References is not available for this document.