Abstract:
Although direct tunneling gate oxide MOSFETs are expected to be useful in high-performance applications of future large-scale integrated circuits (LSIs), there are many c...Show MoreMetadata
Abstract:
Although direct tunneling gate oxide MOSFETs are expected to be useful in high-performance applications of future large-scale integrated circuits (LSIs), there are many concerns related to their manufacture. The uniformity, reliability, and dopant penetration of 1.5-nm direct-tunneling gate oxide MOSFETs were investigated for the first time. The variation of oxide thickness in an entire 150-mm wafer was evaluated by TEM and electrical measurements. Satisfactory values of standard deviations in the TEM measurements and threshold voltage measurements for MOSFETs with a gate area of 5 /spl mu/m/spl times/0.75 /spl mu/m, were obtained. These values improved significantly in the case of MOS capacitors with larger gate areas. The oxide breakdown field and the reliability with respect to charge injection were evaluated for the 1.5-nm gate oxides and found to be better than those of thicker gate oxides. Dopant penetration was not observed in n/sup +/ polysilicon gates subjected to RTA at 1050/spl deg/C for 20 s and furnace annealing at 850/spl deg/C for 30 min. Although much more data will be required to judge the manufacturing feasibility, these results suggest that 1.5-nm direct-tunneling oxide MOSFETs are likely to have many practical applications.
Published in: IEEE Transactions on Electron Devices ( Volume: 45, Issue: 3, March 1998)
DOI: 10.1109/16.661230
References is not available for this document.
Select All
1.
H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, et al., "Tunneling gate oxide approach to ultra-high-current drive in small-geometry MOSFETs", IEDM Tech. Dig., pp. 593-596, 1994.
2.
H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, et al., "1.5-nm direct-tunneling gate oxide Si MOSFETs", IEEE Trans. Electron Devices, vol. 43, pp. 1233-1242, Aug. 1996.
3.
H. S. Momose, E. Morifuji, T. Yoshitomi, T. Ohguro, M. Saito, T. Morimoto, et al., "High-frequency AC characteristics of 1.5-nm gate oxide MOSFETs", IEDM Tech. Dig., pp. 105-108, 1996.
4.
H. S. Momose, M. Ono, T. Yoshitomi, T. Ohguro, S. Nakamura, M. Saito, et al., "Prospects for low-power high-speed MPUs using 1.5-nm direct-tunneling gate oxide MOSFETs", Solid State Electron., vol. 41, no. 5, pp. 707-714, 1997.
5.
M. Depas, R. Degraeve, T. Nigam, G. Groeseneken and M. Heyns, "Reliability of ultrathin gate oxides below 3 nm in the direct tunneling regime", Ext. Abstr. 1996 Int. Conf. Solid State Devices and Mater., pp. 533-535.
6.
L. Manchanda, "Trends in gate dielectrics for GSI and beyond: Practical limits", Abstr. SEMICON Korea 97 Semiconduct. Tech. Symp., pp. IV-56.
7.
S.-H. Lo, D. A. Buchanan, Y. Taur and W. Wang, "Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide n-MOSFETs", IEEE Electron Devices Lett., vol. 18, pp. 209-211, May 1997.
8.
M. R. Pinto, W. F. Brinkman and W. W. Troutman, "The transistors discovery and whats ahead", Proc. 27th Europ. Solid-State Device Res. Conf., pp. 125-132, 1997.
9.
The National Technology Roadmap for Semiconductors, 1994.
10.
H. R. Huff and R. K. Goodall, "Silicon wafer thermal processing: 300-mm issues", Future Fab. Int. Issue 3, vol. 1, pp. 35-49, 1997.
11.
B. Johnson, S. Mastroianni, T. Stanley and D. Tull, "300-mm Fab architecture", Future Fab. Int. Issue 3, vol. 1, pp. 51-58, 1997.
12.
T. Yoshitomi, T. Ohguro, M. Saito, M. Ono, E. Morifuji, H. S. Momose, et al., " High-performance 0.15- \$mu{hbox{m}}\$ single-gate Co salicide CMOS ", Dig. Tech. Papers VLSI Symp. Technol., pp. 34-35, 1996.
13.
T. Ohguro, S. Nakamura, E. Morifuji, T. Yoshitomi, T. Morimoto, H. Harakawa, et al., " 0.25- \$mu{hbox{m}} ;{hbox{CoSi}}_2\$ salicide CMOS technology thermally stable up to 1000 \$^{circ}{hbox{C}}\$ with high TDDB reliability ", Dig. Tech. Papers VLSI Symp. Technol., pp. 101-102, 1997.
14.
S. M. Sze, "Tunnel devices", Physics of Semiconductor Devices, pp. 513, 1981.
15.
T. Yoshida, D. Imafuku, J. L. Alay, S. Miyazaki and M. Hirose, "Quantitative analysis of tunneling current through ultrathin gate oxides", Jpn. J. Appl. Phys., vol. 34, no. 7B, pp. L903-L906, 1995.
16.
K. Yamabe and K. Taniguchi, " Time-dependent dielectric breakdown of thin thermally grown \${hbox{SiO}}_2\$ films ", IEEE Trans. Electron Devices, vol. ED-32, pp. 423-428, Feb. 1985.
17.
H. Abe, F. Kiyosumi, K. Yoshioka and M. Ino, " Analysis of defects in thin \${hbox{SiO}}_2\$ thermally grown on Si substrate ", IEDM Tech. Dig., pp. 372-375, 1985.
18.
S.-Y. Oh, S.-G. Choi, C. G. Sodini and J. L. Moll, "Analysis of the channel inversion layer capacitance in the very thin-gate IGFET", IEEE Electron Device Lett., vol. EDL-4, pp. 236-239, July 1983.
19.
G. Baccarani and M. R. Wordeman, "Transconductance degradation in thin-oxide MOSFETs", IEEE Trans. Electron Devices, vol. ED-30, pp. 1295-1304, Oct. 1983.
20.
A. Toriumi, M. Yoshimi, M. Iwase, K. Taniguchi and C. Hamaguchi, "Experimental determination of finite inversion layer thickness in thin gate oxide MOSFETs", Surf. Sci., vol. 170, pp. 363-369, 1986.
21.
M.-S. Liang, J. Y. Choi, P.-K. Ko and C. Hu, "Inversion-layer capacitance and mobility of very thin gate-oxide MOSFETs", IEEE Trans. Electron Devices, vol. ED-33, pp. 409-412, Mar. 1986.
22.
K. F. Schuegraf, D. Park and C. Hu, " Reliability of thin \${hbox{SiO}}_2\$ at direct tunneling voltages ", IEDM Tech. Dig., pp. 609-612, 1994.
23.
K. F. Schuegraf, D. Park and C. Hu, " Hole injection \${hbox{SiO}}_2\$ breakdown model for very low voltage lifetime extrapolation ", IEEE Trans. Electron Devices, vol. 41, pp. 761-767, May 1994.
24.
J. F. Verwey, " Nonavalanche injection of hot carriers into \${hbox{SiO}}_2\$ ", J. Appl. Phys., vol. 44, no. 6, pp. 2681-2687, 1973.
25.
M.-S. Liang, C. Chang, W. Yang, C. Hu and R. W. Brodersen, "Hot carriers induced degradation in thin gate oxide MOSFETs", IEDM Tech. Dig., pp. 186-189, 1985.
26.
Y. Hiruta, H. Oyamatsu, H. S. Momose, H. Iwai and K. Maeguchi, "Gate oxide thickness dependence of hot-carrier induced degradation on p-MOSFETs", 19th Europ. Solid State Device Res. Conf., pp. 732-735, 1989.
27.
J. Y.-C. Sun, C. Wong, Y. Taur and C.-H. Hsu, " Study of boron penetration through thin oxide with p \$^+\$ polysilicon gate ", Dig. Tech. Papers VLSI Symp. Technol., pp. 17-18, 1989.
28.
F. K. Baker, J. R. Pfiester, T. C. Mele, H.-H. Tseng, P. J. Tobin, J. D. Hayden, et al., " The influence of fluorine on threshold voltage instabilities in p \$^+\$ polysilicon gated p-channel MOSFETs ", IEDM Tech. Dig., pp. 443-446, 1989.
29.
J. M. Sung, C. Y. Lu, M. L. Chen and S. J. Hillenius, "Fluorine effect on boron diffusion of p+ gate devices", IEDM Tech. Dig., pp. 447-450, 1989.
30.
H.-H. Tseng, P. J. Tobin, F. K. Baker, J. R. Pfiester, K. Evans and P. Fejes, " The effect of silicon gate microstructure and gate oxide process on threshold voltage instabilities in BF2 implanted p \$^+\$ gate p-channel MOSFETs ", Dig. Tech. Papers VLSI Symp. Technol., pp. 111-112, 1990.