Loading web-font TeX/Math/Italic
A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change | IEEE Journals & Magazine | IEEE Xplore

A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change


Abstract:

A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS image sensor fabricated in a 0.18-mum single-poly triple-metal (1P3M) process is described. A zigzag-shaped 1.75 T/pixel architec...Show More

Abstract:

A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS image sensor fabricated in a 0.18-mum single-poly triple-metal (1P3M) process is described. A zigzag-shaped 1.75 T/pixel architecture and a 10-bit counter-type column parallel ADC enables 2.5times2.5 mum2 pixels. The resulting pixel has 38% fill factor and 12ke-/lux.s sensibility. In addition, full frame and 2times2 binning modes are interchangeable without an extra invalid frame
Published in: IEEE Journal of Solid-State Circuits ( Volume: 41, Issue: 12, December 2006)
Page(s): 2998 - 3006
Date of Publication: 31 December 2006

ISSN Information:

References is not available for this document.

I. Introduction

Compact digital cameras now require a high pixel count, high imaging performance, and low power consumption. Pixel size miniaturization is necessary to achieve a high pixel count in an adequate optical format. The trend graph for the frame rate is shown in Fig. 1. Although the number of pixels has been increased, image sensors have been able to read out all of the pixels at only a few frames per second.

Select All
1.
H. Takahashi, "A 3.9 um pixel pitch VGA format 10bdigital image sensor with 1.5-transistor/pixel", IEEE ISSCC Dig. Tech. Papers, pp. 108-109, 2004-Feb.
2.
M. Mori, "A 1/4 in 2 MPixel CMOS image sensor with1.75 transistor/pixel", IEEE ISSCC Dig. Tech. Papers, pp. 110-111, 2004-Feb.
3.
K. Mabuchi, "CMOS image sensor using a floatingdiffusion driving buried photodiode", IEEE ISSCC Dig. Tech. Papers, pp. 112-113, 2004-Feb.
4.
A. Krymski, "A high-speed 240-frames/s 4.1-MPixelCMOS sensor", IEEE Trans. Electron Devices, vol. 50, pp. 130-135, Jan. 2003.
5.
W. Yang, "Integrated 800times600 CMOS imaging system", IEEE ISSCC Dig. Tech. Papers, pp. 304-305, 1999.
6.
Y. Nitta, "High-speed digital double sampling withanalog CDS on column parallel ADC architecture for low-noise active pixelsensor", IEEE ISSCC Dig. Tech. Papers, pp. 500-501, 2006-Feb.
7.
S. Yoshihara, "A 1/1.8-inch 6.4MPixel 60 frames/sCMOS Image Sensor with Seamless Mode Change", IEEE ISSCC Dig. Tech. Papers, pp. 1984-1993, 2006-Feb.
Contact IEEE to Subscribe

References

References is not available for this document.