Modeling and analysis of conductive voltage noise for a DC-DC buck converter | IEEE Conference Publication | IEEE Xplore

Modeling and analysis of conductive voltage noise for a DC-DC buck converter


Abstract:

Voltage noise from a synchronised buck converter is known to causes various problems in electronic system design. The power supply noise is generally related to the switc...Show More

Abstract:

Voltage noise from a synchronised buck converter is known to causes various problems in electronic system design. The power supply noise is generally related to the switching activity of the converters. Voltage noise from switching dc/dc converter shows different behaviours at switching and ringing frequencies. In this paper, we first proposal analytical expressions to evaluate voltage ripples at switching frequency with considerations of complex decoupling structures with parasitics. We also developed an equivalent RC circuit model with step sources to represent ringing noise in the switching waveform at input side of buck converter. Passive parasitics from layout are extracted from electromagnetic models of print circuit boards. Based on analysis of our proposal model, novel design methods are given to mitigate supply noise. Our analytical expressions and models have been verified with measurements on a buck converter design in a high-speed system. System performance has been improved after applying optimization techniques from buck converter design and layout suggested from our models.
Date of Conference: 07-11 August 2017
Date Added to IEEE Xplore: 23 October 2017
ISBN Information:
Electronic ISSN: 2158-1118
Conference Location: Washington, DC, USA
References is not available for this document.

I. Introduction

Switching DC-DC converters are widely used in today's electronic systems due to their high efficiency compared to linear power electronics. However, one of major challenges in the switching converters is to model and predict voltage noise caused by the nature of high and during the switching activities [1], [2]. Synchronous buck converter is one of the most popular topologies for switched-mode power supply. The voltage noise can cause functional failures and timing errors in the digital and mixed-signal systems as well as broadband electromagnetic interference (EMI) [3]–[5]. Especially for high-speed systems, the voltage noise generated from switching power suppliers can propagate through power deliver network (PDN) and cause voltage fluctuations for critical chips [6]. Those power fluctuations could significantly degrade the qualities of high-speed signals in terms of high jitter and high bit error rate [7].

Select All
1.
R, Redl, “Power electronics and electromagnetic compatibility,” Proc. IEEE PESC96, pp 15–21, 1996.
2.
Muhammad, H. Rashid, “Power Electronic Handbook ” Academic Press, pp. 211–223, 2001.
3.
A. Luoh, G. Garrison, J. Powell, “Switching Voltage Regulator Noise Coupling Analysis for Print Circuit Board Systems,” DesignCon, 2009 Santa Clara, CA USA.
4.
O. Gong, X. Ye, T. Nguyen ; “Switching voltage regulator noise coupling to signal lines in a server system ” IEEE International Symposium on Electromagnetic Compatibility (EMC), July, 2010.
5.
Z. Li, and D. Pommerenke, “EMI specifics of synchronous DC-DC buck converters,” in Proc. IEEE Int. Symp. Electromagn. Compat, Aug, 2005.
6.
L. Smith, R. Anderson, D. Forehand, T. Pelc, and T Roy, “Power distribution system design methodology and capacitor selection for modern CMOS technology,” IEEE Transactions on Advanced Packaging, Vol. 22, No. 3, Aug. 1999.
7.
K. Jingook, D. Soumya, K. Shringarpure, S. Pan, B. Achkir, J. Fan, J. Drewniak, “Analytical expressions for transfer function of supply voltage fluctuation to jitter at a single-ended buffer ”, IEEE Symposium on Electromagnetic Compatibility, August 2011.
8.
A. Bhargava, D. Pommerenke, K. Kam, F. Centola, and L. Cheng, “DC-DC Buck Converter EMI Reduction Using PCB Layout Modification ”, IEEE Transactions on Electromagnetic Compatibility, Vol. 53, No. 3, Aug. 2011.
9.
A. Bhargava, D. Pommereneke, and K. Kam, “EMI Prediction in switched power supplies by full-wave and non-linear circuit cosimulation,” in Proc. IEEE Int. Symp. Electromagn. Compat. Austin, TX, 17–21 Aug. 2009.
10.
K.W. Kam, and D. Pommerenke, “EMI analysis methods for synchronous buck converter EMI root cause analysis,” in Proc. IEEE Int. Symp. Electromagn. Compat, Detroit, MI, 18–22, Aug. 2008, pp 1–7.
11.
F. Mihalic, D. Kos, “Reduced Conductive EMI in Switched-Mode DC-DC Power Converters Without EMI Filters: PWM Versus Randomized PWM ”, IEEE Transactions on Power Electronics, Volume:: 21 Issue: 6, Nov, 2006.
12.
K. Harada and T. Ninomiya, “Optimum design of RC snubbers for switching regulators,” IEEE Trans. Aerosp. Electron. Syst., vol. AES-15, no. 2, pp. 209–217, Mar. 1979.
13.
C. U-Yaisom, W. Khanngern, and S. Nitta, “The study and analysis of the conducted EMI suppression on power MOSFET using passive snubber circuits,” in Proc. 3rd Int. Symp. Electromagn. Compat., 2002, 21–24 May, 2002, pp. 561–564.
14.
D. Fu, P. Kong, S. Wang, F. Lee and M. Xu, “Analysis and suppression of conducted EMI emissions for front-end LLC resonant DC/DC converters,” Power Electronics Specialists Conference IEEE, 2008.
15.
K.W. Kam, and D. Pommerenke, “EMC guideline for synchronous buck converter design,” in Proc. IEEE Int. Symp. Electromagn. Compat, Austin TX, Aug. 2009.
16.
Kam, A. Bhargava, and D. Pommerenke, “Quantification of self damping of power MOSFET in synchronous buck converter,” IEEE Transactions on Electromagnetic Compatibility, Vol. 53, Nov. 2011.
17.
G.T. Lei, R.W. Techentin, P.R. Hayes, D.J. Schwab, B.K. Gilbert, “Wave Model Solution to the Ground/Power Plane Noise Problem ”, IEEE Transactions on Instrumentation and Measurement, Vol. 44, No. 2, April 1995.
18.
S. Pan, J. Fan, and J.L. Drewniak, “Equivalent characteristic impedance and propagation constant for multi-layer via structures,” 2009 International Symposium on Electromagnetic Compatibility, Kyoto, Japan, July 20–24, 2009.
19.
A. Pressman, K. Billings, T. Morey, “Switching Power Supply Design ”, Edition 3, March 26, 2009.
20.
F. Lee, Y. Yuan, “Input-Filter Design for Switching Regulators,” IEEE Transactions on Aerospace and Electronic Systems, Vol. AES-15, Sep, 1979.
21.
A. Sagneri, D. Anderson, D. Perreault, “Optimization of transistors for very high frequency dc-dc converters,” Energy Conversion Congress and Exposition, 2009. ECCE 2009. IEEE, vol., no., pp. 1590–1602, 20–24 Sept. 2009.
22.
J. Kim, L. Ren and Jun Fan, “Physics-Based Inductance Extraction for Via Arrays in Parallel Planes for Power Distribution Network Design ”, IEEE Transactions on Microwave Theory and Techniques, vol. 58, Issue. 9, Sep 2010.
23.
L. Ren, J. Kim, G. Feng, Archambeault, B., Knighten, J.L. ; Drewniak, J., J. Fan, “Frequency-dependent via inductances for accurate power distribution network modeling ”, IEEE International Symposium on Electromagnetic Compatibility, Austin, TX, August 17–21, 2009.
24.
Ji Zhang, Jayong Koo, Daryl Beetner, Richard Moseley, Scott Herrin and David Pommerenke, “Modeling of the Immunity of ICs to EFTs ”, IEEE International Symposium on Electromagnetic Compatibility, on July 25–30, 2010.
25.
Ji Zhang, Daryl Beetner, Richard Moseley, Scott Herrin and David Pommerenke, “Modelling electromagnetic field coupling from an ESD gun to an IC,” IEEE International Symposium on Electromagnetic Compatibility, on August 14–19, 2011.

Contact IEEE to Subscribe

References

References is not available for this document.