Loading web-font TeX/Math/Italic
-RNG: A 300–950 mV, 323 Gbps/W All-Digital Full-Entropy True Random Number Generator in 14 nm FinFET CMOS | IEEE Journals & Magazine | IEEE Xplore

\mu RNG: A 300–950 mV, 323 Gbps/W All-Digital Full-Entropy True Random Number Generator in 14 nm FinFET CMOS


Abstract:

This paper describes μRNG, an ultra-lightweight all-digital full-entropy true-random number generator (TRNG), fabricated in 14 nm high-k/metal-gate FinFET CMOS, targeted ...Show More

Abstract:

This paper describes μRNG, an ultra-lightweight all-digital full-entropy true-random number generator (TRNG), fabricated in 14 nm high-k/metal-gate FinFET CMOS, targeted for on-die generation of cryptographic keys in energy-constrained IoT and wearable platforms. The μRNG combines the entropy of multiple independent sources to generate an output bitstream that is indistinguishable from an ideal unbiased entropy source. Three independent self-calibrating all-digital entropy sources, coupled with XOR feedback shift-register based correlation suppressors and an in-line compact Barak-Impagliazzo- Wigderson (BIW) extractor enable ultra-low energy consumption of 3 pJ/full-entropy bit with a dense layout occupying 1008 μm2, while achieving: (i) 162.5 Mbps full-entropy throughput at 1.3 GHz operation, with total power consumption of 1.5 mW and leakage power component of 90 μW, measured at 0.75 V, 25°C, (ii) mutually uncorrelated raw bitstreams from the three entropy sources with phi-coefficient cross-correlation <;0.003, (iii) extracted full-entropy bitstream that passes all 16 NIST RNG tests with measured Shannon entropy up to 0.9999999995, and lower-bound min-entropy H > 0.99, (iv) hysteresis-free extracted output for lags 1-1000, with ACF ~0 within 95% confidence bounds of a Gaussian distribution (μ = 0, σ2 = 0.002), (v) wide operating supply voltage range of 300-950 mV with throughput scaling to 225 Mbps at 950 mV and robust subthreshold voltage performance of 400 Kbps, 4 μW, measured at 300 mV, 25°C, (vi) peak energy-efficiency of 323 Gbps/W at near-threshold voltage of 400 mV, with full-entropy throughput of 8.6 Mbps, total power consumption of 27 μW, (vii) 6.5× reduction in gate count and 5.4× lower energy consumption compared to conventional AES-based entropy extractors.
Published in: IEEE Journal of Solid-State Circuits ( Volume: 51, Issue: 7, July 2016)
Page(s): 1695 - 1704
Date of Publication: 27 May 2016

ISSN Information:

References is not available for this document.

I. Introduction

Full-entropy true random number generators (TRNGs) are foundational primitives of secure platforms, providing independent and identically distributed keys for data encryption, secure wireless communications and media content protection [1]. A full-entropy cryptographic-quality bit key is obtained from a bitstream where every bit pattern has uniform occurrence probability approaching over a large infinite dataset, with min-entropy . (Min-entropy is computed as the negative logarithm of the probability of the most likely pattern). These random bitstreams are generated using entropy harvesters that sample and digitize entropy from physical sources such as thermal noise, random telegraph noise or device oxide breakdown. Among natural sources, the technology-invariance and frequency-independence of thermal noise makes it the most popular source of randomness in TRNG designs [2], [6], [9], [10], [19]–[21]. Conventional entropy sources employ high-gain differential amplifiers to amplify differential thermal noise voltage sampled across a resistor-pair, followed by digitization using an analog-to-digital converter [7], [9]. Alternate sources of randomness include Si nano-devices [11], biased inverters [24], oxide breakdown [12], [13] or random telegraph noise [8]. While these approaches are effective at producing high-entropy bitstreams, they also present significant challenges when ported to high volume manufacturing environments in advanced sub-14 nm processes, due to stable analog supply voltage requirements and sensitivity to temperature and aging-induced device drifts. A separate category of entropy sources harnesses the entropy contained in phase-noise by sampling edge-jitter of ring oscillators [3], [4], [14]–[16], coupled oscillators [5], [7], [31], [34] or Fibonacci/Galois ring oscillators [17], [18] using phase-detectors. Another popular approach to harvesting thermal noise employs the metastable behavior of cross-coupled inverters, latches and SRAM bitcells [19]–[23].

Select All
1.
G. Cox et al., "Intel’s digital random number generator" in Hot Chips 23: Symp. High-Performance Chips, Stanford, CA, USA, Jul. 2011.
2.
S. Mathew et al., "\$mu \$ RNG: A 300-950 mV 323 Gbps/W all-digital fullentropy TRNG in 14 nm FinFET CMOS ", Proc. ESSCIRC, pp. 116-119, 2015.
3.
K. Yang et al., "A 23 Mb/s 23 pJ/b fully synthesized TRNG in 28 nm and 65 nm CMOS", IEEE ISSCC Dig., pp. 280-281, 2014.
4.
K. Yang, D. Blaauw and D. Sylvester, "A robust −40 to 120°C all-digital true random number generator in 40 nm CMOS", Symp. VLSI Circuits Dig., pp. C248-C249, 2015.
5.
Q. Tang et al., "True random number generator circuits based on single- and multi-phase beat frequency detection", Proc. IEEE Custom Integrated Circuits Conf. CICC, pp. 1-4, 2014.
6.
D. Holcomb, W. Burleson and K. Fu, "Power-up SRAM state as an identifying fingerprint and source of true random numbers", IEEE Trans. Comput., vol. 58, no. 9, pp. 1198-1210, Sep. 2009.
7.
C. Petrie and J. Connelly, "A noise-based IC RNG for applications in cryptography", IEEE Trans. Circuits Syst. I, vol. 47, no. 5, pp. 615-621, May 2000.
8.
R. Brederlow, R. Prakash and C. Paulus, "A low-power TRNG using random telegraph noise of single oxide-traps", IEEE ISSCC Dig., pp. 536-537, 2006.
9.
B. Jun and P. Kocher, "The Intel RNG", 1999, [online] Available: http://www.cryptography.com/intelRNG.pdf.
10.
V. Kaenel and T. Takayanagi, "Dual true random number generators for cryptographic applications embedded on a 200 million device dual CPU SOC", Proc. IEEE CICC, pp. 269-272, 2007.
11.
S. Fujita, K. Uchida, S. Yasuda, R. Ohba, H. Nozaki and T. Tanamoto, "Si nanodevices for RNG circuits for cryptographic security", IEEE ISSCC Dig., pp. 294-295, 2004.
12.
S. Yasuda, H. Satake, T. Tanamoto, R. Ohba, K. Uchida and S. Fujita, "Physical RNG based on MOS structure after soft breakdown", IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1375-1377, Aug. 2004.
13.
N. Liu, N. Pinckney, S. Hansen, D. Sylvester and D. Blaauw, "A TRNG using time-dependent dielectric breakdown", Symp. VLSI Circuits Dig., pp. 216-217, 2011.
14.
B. Sunar, W. Martin and D. Stinson, "A provably secure TRNG with built-in tolerance to active attacks", IEEE Trans. Comput., vol. 56, no. 1, pp. 109-119, Jan. 2007.
15.
D. Schellekens, B. Preneel and I. Verbauwhede, "FPGA vendor agnostic TRNG", Proc. 16th IEEE Int. Conf. Field Programmable Logic and Applications (FPL 2006), pp. 139-144, 2006.
16.
K. Wold and C. H. Tan, "Analysis and enhancement of random number generator in FPGA based on oscillator rings", Proc. Int. Conf. Reconfigurable Computing and FPGAs, pp. 385-390, 2008.
17.
J. Golic, "New methods for digital generation and postprocessing of random data", IEEE Trans. Comput., vol. 55, no. 10, pp. 1217-1229, Oct. 2006.
18.
M. Dichtl and J. Golic, "High-speed true random number generation with logic gates only", LNCS 4727 Cryptographic Hardware and Embedded Syst. (CHES), pp. 45-62, 2007.
19.
D. Kinniment and E. Chester, "Design of an on-chip random number generator using metastability", Proc. ESSCIRC, pp. 595-598, 2002.
20.
J. Holleman, S. Bridges, B. Otis and C. Diorio, " A \$3~mu \$ W CMOS true random number generator with adaptive floating-gate offset cancellation ", IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1324-1336, May 2008.
21.
C. Tokunaga et al., "TRNG with a metastability-based quality control", IEEE ISSCC Dig., pp. 404-405, 2007.
22.
S. Srinivasan et al., "2.4 GHz 7 mW all-digital PVT-variation tolerant TRNG in 45 nm CMOS", Symp. VLSI Circuits Dig., pp. 216-217, 2010.
23.
S. Srinivasan, S. Mathew, V. Erraguntla and R. Krishnamurthy, "A 4 Gbps 0.57 pj/bit process-voltage-temperature variation tolerant all digital true random number generator in 45 nm CMOS", Proc. 22nd IEEE Int. Conf. VLSI Design., pp. 301-306, 2009.
24.
C. De Roover and M. Steyaert, "A 500 mV 600 pW RNG in 130 nm CMOS for a UWB localization system", Proc. ESSCIRC, pp. 278-281, 2010.
25.
S. Mathew et al., "2.4 Gbps 7 mW all-digital PVT-variation tolerant true random number generator for 45 nm CMOS high-performance microprocessors", IEEE J. Solid-State Circuits, vol. 47, no. 11, pp. 2807-2821, Nov. 2012.
26.
E. Barker et al., "Recommendations for the entropy sources used for random bit generation", 2010.
27.
Y. Dodis et al., "Randomness extraction and key derivation using the CBC cascade and HMAC modes", CRYPTO 2004 LNCS 3152, pp. 494-510, 2004.
28.
B. Barak et al., "Extracting randomness using few independent sources", SIAM J. Comput., vol. 36, pp. 1095-1118, Dec. 2006.
29.
"A statistical test suite for the validation of random number generators and pseudo random number generators for cryptographic applications" in , 2010.
30.
F. Pareschi et al., "Implementation and testing of high-speed CMOS TRNGs based on chaotic systems", IEEE Trans. Circuits Syst. I, vol. 57, no. 12, pp. 3124-3137, Dec. 2010.
Contact IEEE to Subscribe

References

References is not available for this document.