I. Introduction
Tunnel field-effect transistors (TFETs) have been regarded as one of promising devices for the next-generation low-power logic applications because of the limitation of the subthreshold swing (SS) in MOSFETs [1], [2]. However, contrary to the theoretical and simulation expectations, the experimental achievements of the high performance with steep SS are still difficult. Homojunction TFETs composed of a single material such as Si have difficulties in simultaneously obtaining high drain ON-current/OFF-current ratio (/ and steep SS, because of the limitation in the physical properties such as the energy bandgap [3]–[9]. Thus, heterojunction structures with various materials, which have different bandgap energy and band alignment, have recently been investigated to enhance the tunneling probability without causing the ambipolar action [10]–[13]. Above all, TFETs using Ge/Si heterojunction have attracted much attention because the smaller bandgap of the Ge-source and the band-offset of the Ge/Si heterojunction can increase the tunneling probability [14]–[16]. In addition, the Ge/Si heterojunctions can still maintain the process compatibility with the conventional CMOS. Moreover, the larger bandgap of the Si channel and drain can suppress the leakage current in the drain of nTFETs. However, large lattice mismatch between Ge and Si makes formation of a Ge/Si heterojunction difficult [17] and, therefore, the experimental results of TFETs with the SiGe/Si heterojunction have been reported more than those of TFETs with a pure-Ge/Si heterojunction [18]–[20].