Abstract:
Recent trends in the integration of process-, device-, and circuit-modeling tools and the current rapid emergence of Unix-based computing environments of networked workst...Show MoreMetadata
Abstract:
Recent trends in the integration of process-, device-, and circuit-modeling tools and the current rapid emergence of Unix-based computing environments of networked workstations and computer engines makes possible user-friendly, task-based CAD systems for technology optimization, characterization, and cell design. The authors discuss these trends and identify opportunities to use technology CAD tools in the development of competitive technologies and products. It is shown that the ability to provide design centering and extreme-case analysis related to process variables has been a key to aggressive design of robust IC products. This capability results from efforts in the early to mid-1980's to establish integrated modeling systems such as MECCA, the application of general-purpose optimization capabilities such as WATOPT and CENTER, and recent advances in open and powerful computing environments (principally Unix-based distributed resources).<>
Published in: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems ( Volume: 9, Issue: 11, November 1990)
DOI: 10.1109/43.62758
Citations are not available for this document.
Cites in Papers - |
Cites in Papers - IEEE (16)
Select All
1.
Suziyanti Marjudi, Riza Sulaiman, Mohd. Fahmi Mohamad Amran, Saliyah Kahar, Khairul Annuar Abdullah, "A study on CAD systems for food packaging", 2011 IEEE Conference on Open Systems, pp.171-174, 2011.
2.
B.A.A. Antao, "Trends in CAD of analog ICs", IEEE Circuits and Devices Magazine, vol.12, no.5, pp.31-41, 1996.
3.
S. Halama, C. Pichler, G. Rieger, G. Schrom, T. Simlinger, S. Selberherr, "VISTA-user interface, task level, and tool integration", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.14, no.10, pp.1208-1222, 1995.
4.
S. Saha, P. Lindorfer, B. Gadepally, "Productivity increase in process and device simulation throughput for integrated circuit manufacturing companies", Proceedings for Operating Research and the Management Sciences, pp.408-411, 1995.
5.
F. Fasching, W. Tuppa, S. Selberherr, "VISTA/spl minus/the data level", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.13, no.1, pp.72-81, 1994.
6.
J.W. Specks, W.L. Engl, "Computer-aided design and scaling of deep submicron CMOS", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.12, no.9, pp.1357-1367, 1993.
7.
J.T. Yao, A.T. Yang, "A consistent nonlinear simulation environment based on improved harmonic balance techniques", Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference, pp.90-95, 1993.
8.
I.C. Kizilyalli, T.E. Ham, K. Singhal, J.W. Kearney, W. Lin, M.J. Thoma, "Predictive worst case statistical modeling of 0.8- mu m BICMOS bipolar transistors: a methodology based on process and mixed device/circuit level simulators", IEEE Transactions on Electron Devices, vol.40, no.5, pp.966-973, 1993.
9.
D.M.H. Walker, C.S. Kellen, D.M. Svoboda, A.J. Strojwas, "The CDB/HCDB semiconductor wafer representation server", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.12, no.2, pp.283-295, 1993.
10.
C.C. McAndrew, P.A. Layman, "MOSFET effective channel length, threshold voltage, and series resistance determination by robust optimization", IEEE Transactions on Electron Devices, vol.39, no.10, pp.2298-2311, 1992.
11.
J.W. Bandler, R.M. Biernacki, Q. Cai, S.H. Chen, S. Ye, Q.-J. Zhang, "Integrated physics-oriented statistical modeling, simulation, and optimization (MESFETs)", IEEE Transactions on Microwave Theory and Techniques, vol.40, no.7, pp.1374-1400, 1992.
12.
K.R. Green, J.G. Fossum, "A pragmatic approach to integrated process/device/circuit simulation for IC technology development", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.11, no.4, pp.505-512, 1992.
13.
G. Chin, R.W. Dutton, "A tool towards integration of IC process, device, and circuit simulation", IEEE Journal of Solid-State Circuits, vol.27, no.3, pp.265-273, 1992.
14.
T. Ternisien d'Ouville, J.P. Jeanne, J.L. Leclercq, D. Caloud, L. Zangara, "Automatic test chip and test program generation: an approach to parametric test computer-aided design", ICMTS 92 Proceedings of the 1992 International Conference on Microelectronic Test Structures, pp.145-149, 1992.
15.
A.T. Yang, C.H. Chan, J.T. Yao, R.R. Daniels, J.P. Harrang, "Modeling and simulation of higb-frequency integrated circuits based on scattering parameters", 28th ACM/IEEE Design Automation Conference, pp.752-757, 1991.
16.
K.R. Green, J.G. Fossum, "A pragmatic approach to integrated process/device/circuit simulation for IC technology development", Proceedings of the IEEE 1991 Custom Integrated Circuits Conference, pp.23.7/1-23.7/5, 1991.
Cites in Papers - Other Publishers (7)
1.
Brian A. A. Antao, Arthur J. Brodersen, "A framework for synthesis and verification of analog systems", Analog Integrated Circuits and Signal Processing, vol.8, no.2, pp.183, 1995.
2.
Peter Lloyd, Colin C. McAndrew, Michael J. McLennan, Sani R. Nassif, Kishore Singhal, Kumud Singhal, Peter M. Zeitzoff, Mohamed N. Darwish, Ken Haruta, Janet L. Lentz, Hong-Ha Vuong, Mark R. Pinto, Conor S. Rafferty, Isik C. Kizilyalli, "Technology CAD at AT&T", Microelectronics Journal, vol.26, no.2-3, pp.79, 1995.
3.
S. Halama, F. Fasching, C. Fischer, H. Kosina, E. Leitner, P. Lindorfer, Ch. Pichler, H. Pimingstorfer, H. Puchner, G. Rieger, G. Schrom, T. Simlinger, M. Stiftinger, H. Stippel, E. Strasser, W. Tuppa, K. Wimmer, S. Selberherr, "The Viennese integrated system for technology CAD applications", Microelectronics Journal, vol.26, no.2-3, pp.137, 1995.
4.
P. Lloyd, "IC Technology CAD Overview", Semiconductors, vol.58, pp.1, 1994.
5.
S. Halama, F. Fasching, C. Fischer, H. Kosina, E. Leitner, Ch. Pichler, H. Pimingstorfer, H. Puchner, G. Rieger, G. Schrom, T. Simlinger, M. Stiftinger, H. Stippel, E. Strasser, W. Tuppa, K. Wimmer, S. Selberherr, Technology CAD Systems, pp.197, 1993.
6.
P. Lloyd, C. C. McAndrew, M. J. McLennan, S. Nassif, K. Singhal, Ku. Singhal, P. M. Zeitzoff, M. N. Darwish, K. Haruta, J. L. Lentz, H. Vuong, M. R. Pinto, C. S. Rafferty, I. C. Kizilyalli, "Technology CAD at AT&T", Technology CAD Systems, pp.1, 1993.
7.
"REFERENCES", Handbook of VLSI Chip Design and Expert Systems, pp.515, 1993.
