Abstract:
This paper describes CMOS/BiCMOS trade-offs for deep sub-micron regime operating at less than 3 V. Advantages of CMOS compatible BiCMOS for high-frequency microprocessors...Show MoreMetadata
Abstract:
This paper describes CMOS/BiCMOS trade-offs for deep sub-micron regime operating at less than 3 V. Advantages of CMOS compatible BiCMOS for high-frequency microprocessors and static random access memories are demonstrated.
Date of Conference: 24-28 October 1995
Date Added to IEEE Xplore: 06 August 2002
Print ISBN:0-7803-3062-5
References is not available for this document.
Select All
1.
J. Schutz, "A 3.3 V 0.6 mm BiCMOS Superscalar Microprocessor", 1994 ISSCC Dig. Tech. Papers, pp. 202-203, 1994.
2.
R. Colwell, "A 0.6 mm BiCMOS Processor with Dynamic Execution", 1995 ISSCC Dig. Tech. Papers, pp. 176-177, 1995.
3.
T. Akioka, "Circuit Techniques for an 8-ns ECL 100K Compatible 3.3 V 16 Mt BiCMOS SRAM with Minimum Operation Voltage of 2.3 V", 1994 Symp. VLSI Circuits Dig. Tech. Paper, pp. 111-112, 1994.
4.
M. Takada, "High Speed Submicron BiCMOS Memory", IEEE Trans. Electron Devices, vol. ED-42, pp. 497-505, 1995.
5.
A. Fukami, "A High Speed Low Process Complexity Quarter-Micron BiCMOS Tachnology", 11993 Symp. VLSI Tech. Dig. Tech. Papers, pp. 77-78, 1993.
6.
T. Nagano, "What Can Replace BiCMOS at Lower Supply Voltage Regime", 1992 IEDM Tech. Dig., pp. 393-396, 1992.
7.
K. Ishibashi, "A 6-ns 4-Mb CMOS SRAM with Offset-Voltage Insensitive Current Sense Amplifiers", 11994 Symp. VLSI Circuits Dig. Tech. Papers, pp. 107-108, 1994.
