Loading [MathJax]/extensions/MathMenu.js
Configurable VLSI Architecture for Deblocking Filter in H.264/AVC | IEEE Journals & Magazine | IEEE Xplore

Configurable VLSI Architecture for Deblocking Filter in H.264/AVC


Abstract:

In this paper, we study and analyze the computational complexity of the deblocking filter in H.264/AVC baseline decoder based on SimpleScalar/ARM simulator. The simulatio...Show More

Abstract:

In this paper, we study and analyze the computational complexity of the deblocking filter in H.264/AVC baseline decoder based on SimpleScalar/ARM simulator. The simulation result shows that the memory reference, content activity check operations, and filter operations are known to be very time consuming in the decoder of this new video coding standard. In order to improve overall system performance, we propose a configurable, extensible, and synthesizable window-based processing architecture which simultaneously processes the horizontal filtering of vertical edge and vertical filtering of horizontal edge. As a result, the memory performance of the proposed architecture is improved by four times when compared to previous designs. Moreover, the system performance of our window-based architecture significantly outperforms the previous designs from 7 times to 20 times.
Page(s): 1072 - 1082
Date of Publication: 18 July 2008

ISSN Information:

References is not available for this document.

I. Introduction

Video compression is the critical technology in today's multimedia systems. The limited transmission bandwidth or storage capacity for applications such as HDTV, video conferencing, 3G for mobile device, and Internet video streaming emphasizes the demand for higher video compression rates. To achieve this demand, the new video coding standard Recommendation H.264 of ITU-T [1], also known as International Standard 14496-10 or MPEG-4 Part 10 Advanced Video Coding (AVC) of ISO/IEC, has been developed. It significantly outperforms the previous ones (i.e., H.261 [2], MPEG-1 Video [3], MPEG-2 Video [4], H.263 [5], and MPEG-4 Visual or part 2 [6]) in bit-rate reduction. The functional blocks of H.264/AVC, as well as their features, are shown in Fig. 1. Comparing the H.264/AVC video coding tools (e.g., adaptive deblocking filter [7], integer DCT-like transform [8] instead of the DCT [9], multiple reference frame [10], new frame types (SP-frames and SI-frames) [11], further predictions using B-slices [12], quarter per motion compensation [13], or CABAC [14]) to the tools of previous video coding standard, H.264/AVC provides the most improved algorithm in the evolution of video coding as well as error robustness and network friendliness [15]–[20]. At the same time, preliminary studies [21] using software based on this new standard suggest that H.264 offers up to 50% better compression than MPEG-2 and up to 30% better than H.263+ and MPEG-4 advanced simple profile.

Block diagram of H.264/AVC.

Select All
1.
"ITU-T Recommendation H.264", Advanced Video Coding for Generic Audiovisual Services, Mar. 2003.
2.
Video Codec for Audiovisual Services at p X 64 kbit/s, Mar. 1993.
3.
"ISO/IEC 11172", Information Technology-Coding of Moving Pictures and Associated Audio for Digital Storage Media at Up to About 1.5 Mbit/s, 1993.
4.
"ISO/IEC 13818-2", Generic Coding of Moving Pictures and Associated Audio Information-Part 2: Video Also ITU-T Recommendation H.262, 1994.
5.
"ITU-T Recommendation H.263", Video Coding for Low Bit Rate Communication, 1998.
6.
"ISO/IEC 14496-2", Information Technology-Coding of Audiovisual Objects-Part 2: Visual, 2000.
7.
P. List, A. Joch, J. Lainema, G. Bjntegaard and M. Karczewicz, "Adaptive deblocking filter", IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 614-619, Jul. 2003.
8.
H. Malvar, A. Hallapuro, M. Karczewicz and L. Kerofsky, "Low-complexity transform andquantization in H.264/AVC", IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 598-603, Jul. 2003.
9.
N. Ahmed, T. Natarajan and R. Rao, "Discrete cosine transform", IEEE Trans. Comput., vol. C-23, no. 1, pp. 90-93, Jan. 1974.
10.
T. Wiegand, X. Zhang and B. Girod, "Long-term memory motion-compensated prediction for videocoding", IEEE Trans. Circuits Syst. Video Technol., vol. 9, no. 2, pp. 70-84, Feb. 1999.
11.
M. Karczewicz and R. Kurceren, "The SP and SI frames designfor H.264/AVC", IEEE Trans. Circuits Syst., vol. 13, no. 7, pp. 637-644, Jul. 2003.
12.
T. Wiegand, H. Schwarz, A. Joch and F. Kossentini, "Rate-constrained coder control and comparisonof video coding standards", IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 688-703, Jul. 2003.
13.
T. Wedi and H. G. Musmann, "Motion- and aliasing-compensatedprediction for hybrid video coding", IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 577-587, Jul. 2003.
14.
D. Marpe, H. Schwarz and T. Wiegand, "Context-based adaptive binaryarithmetic coding in the H.264/AVC video compression standard", IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 620-636, Jul. 2003.
15.
J. Ribas-Corbera, P. A. Chou and S. Regunathan, "A generalized hypotheticalreference decoder for H.264/AVC", IEEE Trans. Circuits Syst., vol. 13, no. 7, pp. 674-687, Jul. 2003.
16.
B. Girod, M. Kalman, Y. J. Liang and R. Zhang, "Advances in video channel-adaptive streaming", ICIP 2002.
17.
Y. J. Liang and B. Girod, "Rate-distortion optimized low-latency videostreaming using channel-adaptive bitstream assembly", ICME 2002.
18.
S. H. Kang and A. Zakhor, "Packet scheduling algorithmfor wireless video streaming", Int. Packet Video Workshop, 2002-Apr.
19.
S. Wenger, "H.264/AVC over IP", IEEE Trans. Circuits Syst., vol. 13, no. 7, pp. 645-656, Jul. 2003.
20.
T. Stockhammer, M. M. Hannuksela and T. Wiegand, "H.264/AVC in wireless environments", IEEE Trans. Circuits Syst., vol. 13, no. 7, pp. 657-673, Jul. 2003.
21.
J. Ostermann, J. Bormans, P. List, D. Marpe, M. Narroschke, F. Pereira, et al., "Video coding with H.264/AVC: Tools performance and complexity", IEEE Circuits Syst. Mag., vol. 4, no. 1, pp. 7-28, 2004.
22.
M. I. T. Orchard and G. J. Sullivan, "Overlapped bock motion compensation:An estimation-theoretic approach", IEEE Trans. Image Process., vol. 3, no. 5, pp. 693-699, Sep. 1994.
23.
M. Horowitz, A. Joch, F. Kossentini and A. Hallapuro, "H.264/AVC baseline profile decoder complexityanalysis", IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 7, pp. 715-727, Jul. 2003.
24.
Y. W. Huang, T. W. Chen, B. Y. Hsieh, T. C. Wang, T. H. Chang and L. G. Chen, "Architecture design for de-blockingfilter in H.264/JVT/AVC", Proc. IEEE Conf. Multimedia Expo, pp. 693-696, 2003.
25.
M. Sima, Y. Zhou and W. Zhang, "An efficient architecture for adaptive deblock filter ofH.264/AVC video coding", IEEE Trans. Consum. Electron., vol. 50, no. 1, pp. 292-296, Feb. 2004.
26.
B. Sheng, W. Gao and D. Wu, "An implemented architecture of deblocking filter for H.264/AVC", Proc. IEEE Int. Conf. Image Process. (ICIP04), vol. 1, pp. 665-668, 2004-Oct.
27.
C. M. Chen and C. H. Chen, "An Efficient VLSI architectureof edge filtering in H.264/AVC", Proc. IASTED Int. Conf. Circuits Signals Syst., pp. 118-122, 2005-Oct.
28.
C. M. Chen and C. H. Chen, "An efficent architecture fordeblocking filter in H.264/AVC video coding", Proc. IASTED Int. Conf. Comput. Graphics Imaging, pp. 177-181, 2005-Aug.
29.
C. M. Chen and C. H. Chen, "Parallel processing for deblockingfilter in H.264/AVC", Proc. IASTED Int. Conf. Commun. Internet Inf. Technol., pp. 188-191, 2005-Oct.
30.
C. M. Chen and C. H. Chen, "A memory efficient VLSI architecturefor deblocking filter in H.264 using vertical processing order", Proc. IEEE Int. Conf. Intell. Sensors Sensor Netw. Inf. Process., pp. 361-366, 2005-Dec.

Contact IEEE to Subscribe

References

References is not available for this document.