Abstract:
A sequential machine for which any input sequence of a specified length is a distinguishing sequence is said to be definitely diagnosable. A method is developed to obtain...Show MoreMetadata
Abstract:
A sequential machine for which any input sequence of a specified length is a distinguishing sequence is said to be definitely diagnosable. A method is developed to obtain for any arbitrary sequential machine a corresponding machine which contains the original one and which is definitely diagnosable. Similarly, these techniques are applied to embed machines which are not information lossless of finite order, or which do not have the finite-memory property, into machines which contain either of these properties. Simple and systematic techniques are presented for the construction, and the determination of the length, of the distinguishing sequences of these machines. Efficient fault-detection experiments are developed for machines possessing certain special distinguishing sequences. A procedure is proposed for the design of sequential machines such that they will possess these special sequences, and for which short fault-detection experiments can be constructed.
Published in: IEEE Transactions on Electronic Computers ( Volume: EC-16, Issue: 4, August 1967)
Citations are not available for this document.
Cites in Papers - |
Cites in Papers - IEEE (29)
Select All
1.
S. Kanjilal, S.T. Chakradhar, V.V. Agrawal, "Test function embedding algorithms with application to interconnected finite state machines", Proceedings of EURO-DAC 93 and EURO-VHDL 93- European Design Automation Conference, pp.219-224, 1993.
2.
S. Toida, "Revisiting shift register realization for ease of test generation and testing", Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium, pp.151-153, 1993.
3.
V.D. Agrawal, K.-T. Cheng, "Test function specification in synthesis", 27th ACM/IEEE Design Automation Conference, pp.235-240, 1990.
4.
V.D. Agrawal, Kwang-Ting Cheng, "An architecture for synthesis of testable finite state machines", Proceedings of the European Design Automation Conference, 1990., EDAC., pp.612-616, 1990.
5.
S. Mourad, "Sequential circuit testing", Digest of Papers Compcon Spring '90. Thirty-Fifth IEEE Computer Society International Conference on Intellectual Leverage, pp.449-454, 1990.
6.
Bhattacharyya, "On a Novel Approach of Fault Detection in an Easily Testable Sequential Machine with Extra Inputs and Extra Outputs", IEEE Transactions on Computers, vol.C-32, no.3, pp.323-325, 1983.
7.
Pradhan, "Sequential Network Design Using Extra Inputs for Fault Detection", IEEE Transactions on Computers, vol.C-32, no.3, pp.319-323, 1983.
8.
Joseph, "On Easily Diagnosable Sequential Machines", IEEE Transactions on Computers, vol.C-27, no.2, pp.159-162, 1978.
9.
M. Diaz, M. Courvoisier, J.C. Geffroy, "Fault Detection Problems and their Impact on the Design of Digital Circuits", ESSCIRC 76: 2nd European Solid State Circuits Conference, pp.80-81, 1976.
10.
R.G. Bennetts, R.V. Scott, "Recent Developments in the Theory and Practice of Testable Logic Design*", Computer, vol.9, no.6, pp.47-63, 1976.
11.
Chia-Hsiaing Sung, "Testable Sequential Cellular Arrays", IEEE Transactions on Computers, vol.C-25, no.1, pp.11-18, 1976.
12.
H. Fujiwara, Y. Nagao, T. Sasao, K. Kinoshita, "Easily Testable Sequential Machines with Extra Inputs", IEEE Transactions on Computers, vol.C-24, no.8, pp.821-826, 1975.
13.
J.F. Meyer, R.J. Sundstrom, "On-Line Diagnosis of Unrestricted Faults", IEEE Transactions on Computers, vol.C-24, no.5, pp.468-475, 1975.
14.
C. Robach, G. Saucier, "Diversified Test Methods for Local Control Units", IEEE Transactions on Computers, vol.C-24, no.5, pp.562-567, 1975.
15.
D.A. Sheppard, Z.G. Vranesic, "Fault Detection of Binary Sequential Machines Using R-Valued Test Machines", IEEE Transactions on Computers, vol.C-23, no.4, pp.352-358, 1974.
16.
H. Fujiwara, K. Kinoshita, "Design of Diagnosable Sequential Machines Utilizing Extra Outputs", IEEE Transactions on Computers, vol.C-23, no.2, pp.138-145, 1974.
17.
J.P. Hayes, "On Modifying Logic Networks to Improve Their Diagnosability", IEEE Transactions on Computers, vol.C-23, no.1, pp.56-62, 1974.
18.
A. Thayse, M. Davio, "Boolean Differential Calculus and its Application to Switching Theory", IEEE Transactions on Computers, vol.C-22, no.4, pp.409-420, 1973.
19.
D.E. Farmer, "Algorithms ror Designing Fault-Detection Experiments ror Sequential Machines", IEEE Transactions on Computers, vol.C-22, no.2, pp.159-167, 1973.
20.
M.J.Y. Williams, J.B. Angell, "Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic", IEEE Transactions on Computers, vol.C-22, no.1, pp.46-60, 1973.
21.
Igal Kohavi, Zvi Kohavi, "Detection of Multiple Faults in Combinational Logic Networks", IEEE Transactions on Computers, vol.C-21, no.6, pp.556-568, 1972.
22.
C.V. Ramamoorthy, "Fault-Tolerant Computing: An Introduction and an Overview", IEEE Transactions on Computers, vol.C-20, no.11, pp.1241-1244, 1971.
23.
E.P. Hsieh, "Checking Experiments ror Sequential Machines", IEEE Transactions on Computers, vol.C-20, no.10, pp.1152-1166, 1971.
24.
J. R. Kane, S. S. Yau, "On the design of easily testable sequential machines", 12th Annual Symposium on Switching and Automata Theory (swat 1971), pp.38-42, 1971.
25.
W.C. Carter, W.G. Bouricius, "A Survey of Fault Tolerant Computer Architecture and its Evaluation", Computer, vol.4, no.1, pp.9-16, 1971.
26.
S. Murakami, K. Kinoshita, H. Ozaki, "Sequential Machines Capable of Fault Diagnosis", IEEE Transactions on Computers, vol.C-19, no.11, pp.1079-1085, 1970.
27.
G. Gonenc, "A Method for the Design of Fault Detection Experiments", IEEE Transactions on Computers, vol.C-19, no.6, pp.551-558, 1970.
28.
Melvin A. Breuer, "Fault detection in a linear cascade of identical machines", 9th Annual Symposium on Switching and Automata Theory (swat 1968), pp.235-243, 1968.
29.
I. Kohavi, Z. Kohavi, "Variable-Length Distinguishing Sequences and Their Application to the Design of Fault-Detection Experiments", IEEE Transactions on Computers, vol.C-17, no.8, pp.792-795, 1968.
Cites in Papers - Other Publishers (22)
1.
P. Bujjibabu, K. Babulu, M. Kamaraju, "Parametric analysis of schematic for efficient sub-system design with MOSFET’s scaling factors", Materials Today: Proceedings, 2021.
2.
Christoforos N. Hadjicostis, "Detectability", Estimation and Inference in Discrete Event Systems, pp.155, 2020.
3.
Christoforos N. Hadjicostis, "Verification of State Isolation Properties", Estimation and Inference in Discrete Event Systems, pp.119, 2020.
4.
T Ramalingam, Anindya Das, K Thulasiraman, "Fault detection and diagnosis capabilities of test sequence selection methods based on the FSM model", Computer Communications, vol.18, no.2, pp.113, 1995.
5.
"REFERENCES", Reliable Computer Systems, pp.845, 1992.
6.
Kwang-Ting Cheng, Vishwani D. Agrawal, "Methods for synthesizing testable sequential circuits", AT&T Technical Journal, vol.70, no.1, pp.64-86, 1991.
7.
Vishwani D. Agrawal, Kwang-Ting Cheng, "Finite state machine synthesis with embedded test function", Journal of Electronic Testing, vol.1, no.3, pp.221, 1990.
8.
Vishwani D. Agrawal, Kwang-Ting Cheng, "Finite state machine synthesis with embedded test function", Journal of Electronic Testing, vol.1, no.3, pp.221, 1990.
9.
TAO Li, "Design of VLSI asynchronous circuits for testability", International Journal of Electronics, vol.64, no.6, pp.859, 1988.
10.
John F. Meyer, "The Evolution of Fault Tolerant Computing at the University of Michigan", The Evolution of Fault-Tolerant Computing, vol.1, pp.289, 1987.
11.
Sunil R. Das, Chao Ping, Chen Zen, Yow Lung Dai, Mrinal K. Das, "Transition submatrices in regular homing experiments and identification of sequential machines of known class using direct-sum transition matrices", Computers & Operations Research, vol.14, no.5, pp.415, 1987.
12.
Franz R. Pichler, Cybernetics and Systems ’86, pp.617, 1986.
13.
Manfred Zerbst, "Testen digitaler integrierter Schaltungen", Meß- und Prüftechnik, vol.20, pp.92, 1986.
14.
Sunil R. Das, W.J. Hsu, Zen Chen, W.B. Jone, "Further studies on the matrix approach to the measurement and control problems of synchronous sequential machines— Performance evaluation by computer simulation and application of specific heuristics", Computers & Electrical Engineering, vol.12, no.3-4, pp.161, 1986.
15.
S.R. Das, Z. Chen, S.M. Wu, S.Y. Lee, A. Bhattacharyya, "On the design of improved failure detection experiments in synchronous sequential machines based on terminal measurements", Computers & Electrical Engineering, vol.6, no.4, pp.293, 1979.
16.
Takuo Kitamura, Shunji Tashiro, Masayuki Inagaki, "Diagnosis Techniques and Methodologies for Digital Systems", Advances in Information Systems Science, pp.1, 1978.
17.
Zvonko G. Vranesic, "Multi-valued circuits in fault detection of binary logic circuits", Microelectronics Reliability, vol.15, pp.25, 1976.
18.
I. S. Grunskii, Yu. A. Rubanovich, "Construction of partitions on a finite set with specified relations", Cybernetics, vol.8, no.4, pp.547, 1974.
19.
Z. Kohavi, J.A. Rivierre, I. Kohavi, "Checking experiments for sequential machines", Information Sciences, vol.7, pp.11, 1974.
20.
Zvi Kohavi, Joseph Winograd, "Establishing certain bounds concerning finite automata", Journal of Computer and System Sciences, vol.7, no.3, pp.288, 1973.
21.
I. S. Grunskii, "Attained evaluations of the length of a Kohavi-Lavalle control experiment", Cybernetics, vol.7, no.1, pp.59, 1973.
22.
Harry Katzan, "An APL approach to the representation and manipulation of data structures", International Journal of Computer & Information Sciences, vol.1, no.2, pp.93, 1972.
