Abstract:
The use of logic simulation to facilitate the development of computers, telephone switching processors, and other digital systems has almost become an accepted industrial...Show MoreMetadata
Abstract:
The use of logic simulation to facilitate the development of computers, telephone switching processors, and other digital systems has almost become an accepted industrial practice. In order to improve the quality of the design, to evaluate design alternatives, and to shorten development intervals, logic simulators have found wide-spread applications in design checkout and verification, derivation and validation of fault-detection and fault-isolation tests, and management of design and manufacturing data. Because of this, the efficiency of logic simulation techniques has also become a vital concern among the simulator developers and the users.
References is not available for this document.
Select All
1.
S. Seshu, "On an Improved Diagnosis Program", IEEE Trans. on Elec. Comp., vol. EC-14, pp. 76-79, February 1965.
2.
F. H. Hardie and R. J. Suhocki, "Design and Use of Fault Simulation for Saturn Computer Design", IEEE Trans. on Elec. Comp., vol. EC-16, pp. 412-429, August 1967.
3.
D. M. Rouse, S. A. Szygenda and E. W. Thompson, "A Method and Implementation of a Universal Time Delay Simulator for Large Digital Nets", Proc. Joint Comp. Conf., vol. 36, pp. 207-216, 1970.
4.
D. B. Armstrong, "A Deductive Method for Simulating Faults in Logic Circuits", IEEE Trans. on Comp., vol. C-21, pp. 464-471, May 1972.
5.
S. G. Chappell, C. H. Elmendorf and L. D. Schmidt, "LAMP-Logic Circuit Simulators", Bell Systems Technical Journal, vol. 53, pp. 1451-1476, October 1974.
6.
H. Y. Chang, S. G. Chappell, C. H. Elmendorf and L. D. Schmidt, "Comparison of Parallel and Deductive Fault Simulation Methods", IEEE Trans. on Comp, vol. C-23, pp. 1132-1138, November 1974.
7.
H. C. Godoy and R. E. Vogelsberg, "Single Pass Error Effect Determination", IBM Tech. Disc. Bull., vol. 13, pp. 3443, April 1971.
8.
H. Y. Chang, G. W. Smith and R. B. Walford, "LAMP-System Description", Bell Systems Technical Journal, vol. 53, pp. 1431-1449, October 1974.
9.
H. Y. Chang, R. C. Door and R. A. Elliott, "Logic Simulation and Fault Analysis of a Self-Checking Switching Processor", Proceedings of 1972 Design Automation Workshop, pp. 128-137.
10.
T. T. Butler, T. G. Hallin, J. J. Kulzer and K. W. Johnson, "LAMP-Application to Switching System Development", Bell Systems Technical Journal, vol. 53, pp. 1535-1556, October 1974.
11.
S. G. Chappell, "Automatic Test Generation for Asynchronous Digital Circuits", Bell Systems Technical Journal, vol. 53, pp. 1477-1504, October 1974.
12.
H. Y. Chang, E. G. Manning and G. Metze, Fault Diagnosis of Digital Systems, 1970.
