Integration of high voltage charge-pumps in a submicron standard CMOS process for programming analog floating-gate circuits | IEEE Conference Publication | IEEE Xplore

Integration of high voltage charge-pumps in a submicron standard CMOS process for programming analog floating-gate circuits


Abstract:

This paper presents integration of high voltage charge-pumps for programming analog floating-gate (FG) circuits in a standard 0.5 /spl mu/m CMOS N-well double poly proces...Show More

Abstract:

This paper presents integration of high voltage charge-pumps for programming analog floating-gate (FG) circuits in a standard 0.5 /spl mu/m CMOS N-well double poly process. In this research two different Dickson charge-pumps are integrated for the control of electron tunneling and hot-electron injection in a floating-gate element. A six stage design implemented with Schottky rectifiers is used to modulate tunneling and a three stage design using high voltage transistors is used to modulate injection. Controlling the frequency of the Schottky charge-pump is an on-chip clock. The on-chip clock, a 7 stage ring oscillator was designed to operate to approximately 10 MHz for controlling the Schottky charge-pump. Experimental results of hot-electron injection, clock performance and electron tunneling are presented.
Date of Conference: 23-26 May 2005
Date Added to IEEE Xplore: 25 July 2005
Print ISBN:0-7803-8834-8

ISSN Information:

Conference Location: Kobe, Japan
References is not available for this document.

I. INTRODUCTION

FG circuits, have been evolving rapidly over the past few years. Initially they were widely used to store digital information for long periods of time in devices such as EEPROMS, EPROMS and FLASH memories. Recently analog FG circuits have been implemented in systems such as an analog Fourier processor, a silicon cochlea, a speech recognition system and an active pixel imager [1], [2], [3], [4]. Analog FG circuits are unique because they allow analog programmability. The two mechanisms which facilitate programmability are hot-electron injection and electron tunneling. Both of such mechanisms require a voltage on chip larger than the supply voltage. Currently, these voltages are supplied off chip. The programming voltages are a critical factor in analog FG circuit design. The objective of this research is to ultimately integrate the power supply in the form of charge-pumps on-chip with FG arrays in a standard sub-micron CMOS process but it first must be shown that the integration of charge pumps will function with simple floating-gate circuits as shown in Figure 1. This objective appears feasible since we used a ground up approach design of the charge-pumps which began by characterizing the rectifying structures for implementation in charge-pumps and then characterizing the charge-pumps for FG programmability [5], [6], [7].

Select All
1.
P. Hasler and T. Lande, "Overview of floating-gate devices, circuits and systems," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, No. 1, 2001, pp. 1-3.
2.
D.W. Graham and P. Hasler, "Capacitively-coupled current conveyor second order sections for continuous-time bandpass filtering and cochlea modeling," IEEE ISCAS, 2002, Vol. 5, V485-V488.
3.
P. Smith and P. Hasler, "Analog Speech Recognition Project," IEEE ICASSP, 2002, Vol. 4, V3988-V3991.
4.
A. Periera, M. Berns, A. Bandyopadhyay and P. Hasler,"Experimental Investigations of Floating-Gate Circuits in Sigma-Delta Modulators," IEEE, MWSCAS, 2002, Vol. I pp. I-208-211.
5.
M. Hooper, M. Kucic, P. Hasler, "Charaterization of charge-pump Rectifiers for Standard Submicron CMOS Processes," IEEE ISCAS, 2004 Vol. 5, pp. 964-967.
6.
M. Hooper, M. Kucic and P. Hasler, "5V-Only Standard 0.5um CMOS Programmable and Adaptive Floating-Gate Circuits and Arrays Using CMOS chargepumps," IEEE ISCAS, 2004, Vol. 5, pp. 832-835.
7.
M. Hooper, M. Kucic, P. Hasler,"A Ground Up Design of Charge-Pumps in a Submicron Standard CMOS Process for Programming Floating-Gat Circuits," IEEE Transactions on Systems and Circuits Part I: Regular Papers, October 2004 (submitted).
8.
M.S. Hooper, J.W. Hall, Steve Kenny, "A 5 MHz Silicon CMOS Hierarchical Boost DC-DC Design using Macromodels for a 1 μm Process," IEEE MWSCAS 2002, Vol. II, pp. II-351-II-354.
9.
Soldera, A.V. Boas and A. Olmos,"A Low Ripple Fully Integrated Charge Pump Regulator," IEEE SICSD, 2003, pp.177-180.
10.
M. R. Hoque, T. McNutt, J. Zhang et Al., "A High Voltage Dickson Charge Pump in SOI CMOS," IEEE CICC, 2003, pp. 493-496.
11.
T. Ying, W. H. Ki, and M. Chan, "Area-Efficient CMOS Charge Pumps for LCD Drivers," IEEE JSSC, 2003, Vol. 38., No. 10, pp.1721-1725.
12.
K.S. Min, Y.H. Kim, J.H. Ahn et Al.,"CMOS Charge Pumps Using Cross-Coupled Charge Transfer Switches with Improved Voltage Pumping Gain and Low Gate-Oxide Stress for Low Voltage Memory Circuits," IEEE ISCAS, 2002, Vol.5, pp. V-545-V-548.
13.
Janusz A. Starzyk, Ying-Wei Jan, and Fengjing Qiu, A DC-DC Charge Pump Design Based on Voltage Doublers, IEEE Transactions On Circuits And Systems-I: Fundamental Theory And Applications, Vol. 48, No. 3, 2001, pp. 350-359.
14.
M. Lenzlinger and E. H. Snow, "Fowler-Nordheim tunneling into thermallygrown SiO ," J. Appl. Phys., 1969, Vol. 40, No. 1, pp. 278-283.

Contact IEEE to Subscribe

References

References is not available for this document.