This paper presents the hybrid design of 8 bit ADC incorporating binary search ADC for area saving and flash ADC for higher speed operation. This ADC architecture is divided into two stages: the first stage is designed using binary search topology while the second stage is designed using flash architecture. The binary search stage is set to generate only 6 bits and flash stage is set to generate r...Show More
