Loading [MathJax]/extensions/MathMenu.js
Autocalibration Approach for Improving Robustness of Analog ICs | IEEE Conference Publication | IEEE Xplore

Autocalibration Approach for Improving Robustness of Analog ICs


Abstract:

This work presents a dedicated method of analog integrated circuit (IC) autocalibration, which was used to calibrate a voltage reference with the output voltage value of ...Show More

Abstract:

This work presents a dedicated method of analog integrated circuit (IC) autocalibration, which was used to calibrate a voltage reference with the output voltage value of 96 mV . The reference accuracy might be significantly influenced by fluctuations in the manufacturing process. The essence of this technique is to suppress this undesired influence of process variations in terms of the corner conditions of 130 nm CMOS technology. All analog parts of the proposed autocalibration system are presented at the transistor level. The output of the calibration subcircuit is a digital signal controlling the autocalibration.
Date of Conference: 06-08 April 2022
Date Added to IEEE Xplore: 09 May 2022
ISBN Information:

ISSN Information:

Conference Location: Prague, Czech Republic

Funding Agency:

Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia
Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia
Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia
Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia
Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia

I. Introduction

The trend towards requirements for IC design has not changed for many years, it includes: increasing the computing power of ICs, and at the same time, reducing their energy consumption and area. This means focusing on a low-voltage IC design and increasing the density of circuit elements (CEs) integration. Both the above-mentioned aspects are caused by scaling down the dimensions of CEs and have a significant impact on the design of analog ICs in particular [1].

Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia
Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia
Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia
Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia
Institute of Electronics and Photonics, Slovak University of Technology, Bratislava, Slovakia
Contact IEEE to Subscribe

References

References is not available for this document.