Abstract:
High-data-rate wireless links at mm-wave have motivated the development of scalable, dense arrays with hundreds of elements [1], [2]. The evolution from “multiple-input-s...Show MoreMetadata
Abstract:
High-data-rate wireless links at mm-wave have motivated the development of scalable, dense arrays with hundreds of elements [1], [2]. The evolution from “multiple-input-single-output” phased arrays towards multibeam/MIMO arrays presents significant challenges. Firstly, increasing the number of beamforming blocks and outputs to preserve signals from every element increases IC area and makes compact on-package signal routing challenging. This limits a scalable unit-tile approach with λ/2 ×λ /2 spacing. Secondly, it is important to include spatial filtering in such MIMO arrays to mitigate blockers and reduce ADC dynamic-range requirements (Fig. 4.3.1) [4]-[6]. Thirdly, traditional digital beamforming requires the full aggregate IF interface bandwidth and all ADCs to operate irrespective of the number of beams. Given dynamic operating environments, it is desirable to have array architectures that support power-scalable configurability from phased-arrays to multibeam arrays to full-field-of-view (FoV) MIMO arrays.
Date of Conference: 16-20 February 2020
Date Added to IEEE Xplore: 13 April 2020
ISBN Information:
ISSN Information:
References is not available for this document.
Contents Select All
1.
M. Boers et al., "A 16TX/16RX 60GHz 802.11ad Chipset with Single Coaxial Interface and Polarization Diversity", ISSCC, pp. 344-345, Feb. 2014.
2.
B. Sadhu et al., "A 28GHz 32-Element Phased-Array Transceiver IC with Concurrent Dual Polarized Beams and 1.4° Beam-Steering Resolution for 5G Communication", ISSCC, pp. 128-129, Feb. 2017.
3.
M. Johnson et al., "A 4-Element 28 GHz Millimeter- Wave MIMO Array with Single-Wire Interface Using Code-Domain Multiplexing in 65 nm CMOS", IEEE RFIC, June 2019.
4.
L. Zhang et al., "Arbitrary Analog/RF Spatial Filtering for Digital MIMO Receiver Arrays", IEEE JSSC, vol. 52, no. 12, pp. 3392-3404, Dec. 2017.
5.
S. Jain et al., "A 10GHz CMOS RX Frontend with Spatial Cancellation of Co-Channel Interferers for MIMO/Digital Beamforming Arrays", IEEE RFIC, May 2016.
6.
M. Huang and H. Wang, "A 27-to-41 GHz MIMO Receiver with N-Input-N-Output Using Scalable Cascadable Autonomous Array-Based High-Order Spatial Filters for Instinctual Full-FoV Multi-Blocker/Signal Management", ISSCC, pp. 346-347, Feb. 2019.
7.
S. Mondal et al., "A Reconfigurable 28/37GHz Hybrid-Beamforming MIMO Receiver with Inter-Band Carrier Aggregation and RF-Domain LMS Weight Adaptation", ISSCC, pp. 72-73, Feb. 2018.
8.
H. Rafati et al., "A Receiver Architecture for Dual-Antenna Systems", IEEE JSSC, vol. 42, no. 6, pp. 1291-1299, June 2007.
9.
F. Tzeng et al., "A CMOS Code-Modulated Path-Sharing Multi-Antenna Receiver Front-End", IEEE JSSC, vol. 44, no. 5, pp. 1321-1335, May 2009.
