Abstract:
This paper studies some manufacturing test data collected for an experimental digital IC. Test results for a large variety of single-stuck fault based test sets are shown...Show MoreMetadata
Abstract:
This paper studies some manufacturing test data collected for an experimental digital IC. Test results for a large variety of single-stuck fault based test sets are shown and compared with a number of test sets based on other fault models. The defects present in the chips studied are characterized based on the chip tester responses. The data presented shows that N-detect test sets are particularly effective for both timing and hard failures. In these test sets each single-stuck fault is detected by at least N different test patterns. We also present data on the use of IDDq tests and VLV (very low voltage) tests for detecting defects whose presence doesn't interfere with normal operation during manufacturing test, but which cause early life failure.
Date of Conference: 03-05 October 2000
Date Added to IEEE Xplore: 06 August 2002
Print ISBN:0-7803-6546-1
Print ISSN: 1089-3539
References is not available for this document.
Select All
1.
P. Nigh, W. Needham, K. Butler, P Maxwell and R. Aitken, "An Experimental Study Comparing the Relative Effectiveness of Functional Scan IDDq and Delay-fault Testing", Proc. IEEE VLSI Test Symposium, pp. 459-464, 1997.
2.
T.Y.J. Chang, C.W. Tseng, C.M.J. Li, M. Purtell and E.J. McCluskey, "Analysis of Pattern-Dependent and Timing-Dependent Failures in an Experimental Test Chip", Proc. International Test Conference, pp. 184-193, 1998.
3.
E.J. McCluskey, "Quality and Single-Stuck Faults", Proc. International Test Conference, pp. 597, 1993.
4.
P. Franco, S. Ma, T.Y.J. Chang, Y. Chu, S. Wattal, R. Stokes, et al., "Analysis and Detection of Timing Failures in an Experimental Test Chip", Proc. International Test Conference, pp. 671-700, 1996.
5.
R.L. Wadsack, "Technology Dependent Logic Faults", Bell System Technical Journal, vol. 57, pp. 1449-1474, May-June 1978.
6.
R. Chandramouli, "On Testing Stuck-Open Faults", Proc. International Symposium on Fault Tolerant Computing, pp. 258-265, 1983.
7.
B.W. Woodhall, "Empirical Results on Undetected CMOS Stuck-Open Failures", Proc. International Test Conference, pp. 166-170, 1987.
8.
M. Levi, "CMOS is most testable", Proc. International Test Conference, pp. 217-220, 1981.
9.
H. Hao and E.J. McCluskey, "Very-Low-Voltage Testing for Weak CMOS Logic IC's", Proc. International Test Conference, pp. 275-284, 1993.
10.
W. Mao, R.K. Gulati, D.K. Goel and M. Ciletti, "QUIETEST: a quiescent current testing methodology for detecting leakage faults", Proc. International Conference on Computer-Aided Design, pp. 280-283, 1990.
11.
T.Y.J. Chang, C.W. Tseng, Y.C. Chu, S. Wattal, M. Purtell and E.J. McCluskey, "Experimental Results for IDDQ and VLV Testing", Proc. VLSI Test Symposium, pp. 118-123, 1998.
12.
J.T.Y. Chang and E.J. McCluskey, "Quantitative Analysis of Very-Low-Voltage Testing", Proc. VLSI Test Symposium, pp. 332-337, 1996.
13.
J.C.M Li and E.J. McCluskey, "Testing for Tunneling Opens", Proc. International Test Conference, 2000.
14.
A.W. Righter, C.F. Hawkins, J.M. Soden and P. Maxwell, "CMOS IC Reliability Indicators and Burn-in Economics", Proc. International Test Conference, pp. 275-284, 1998.
15.
C.W. Tseng and E.J. McCluskey, "Cold Delay Defect Screening", Proc. VLSI Test Symposium, 2000.
16.
T.Y.J. Chang and E.J. McCluskey, "SHort Voltage Elevation (SHOVE) Test for Weak CMOS ICs", Proc. VLSI Test Symposium, pp. 446-451, 1997.
17.
R. Kawahara, O. Nakayama and T. Kurasawa, "The Effectiveness of IDDQ and High Voltage Stress for Burn-in Elimination", Proc. IDDQ Workshop, pp. 9-13, 1996.
18.
A.E. Gattiker and W. Maly, "Current Signatures", Proc. VLSI Test Symposium, pp. 112-117, 1996.
19.
A.C. Miller, "IDDQ Testing in Deep Sub Micron Circuits", Proc. International Test Conference, pp. 724-729, 1999.
20.
J.L.A. Hughes and E.J. McCluskey, "An Analysis of the Multiple Fault Detection Capabilities of Single Stuck-At Fault Test Sets", Proc. International Test Conference, pp. 52-58, 1984.
21.
S.D. Millman and E.J. McCluskey, "Detecting Bridging Faults With Stuck-at Test Sets", Proc. International Test Conference, pp. 773-783, 1988.
