Security in Cache Memory: Review | IEEE Conference Publication | IEEE Xplore

Security in Cache Memory: Review


Abstract:

Security of cache memory is of concern in applications related to memory software. The purpose of our paper is to examine number of attacks relating to cache memory and s...Show More

Abstract:

Security of cache memory is of concern in applications related to memory software. The purpose of our paper is to examine number of attacks relating to cache memory and suggest precautions towards such threats and guarantee memory cache security. Analysis: Data stored in cached memory could be easily retrieved. This has concern of being accessed by the unauthorized users. Output shows that side channel, duration and ability based attacks are major challenge in cached security. Findings: discussing of about arrangements included in the secured cryptographic based calculation so outlined, secure mindful store low power and mapping reserve configuration by utilizing procedures, for example, XOR operations settled, code convertors, broadened Hamming codes and multi-bit bunched ECC. Application or Enhancement: enhancing and confirming security of cache memory will bring about various applications including brilliant applications with mystery of information with extraordinary significance.
Date of Conference: 15-16 February 2018
Date Added to IEEE Xplore: 11 October 2018
ISBN Information:
Conference Location: Erode, India
References is not available for this document.

I. Introduction

Cache is a memory which is tiny and restricted which lies between CPU and primary unit. Memory is found between physical and legitimate to primary unit. Levels of stores are ONE, TWO and THREE levels outlined and added by necessity. Store pieces and lines having addresses attribute which are isolated into tag and file. Label contains large bits address and file contains bring down address bits. Higher request bits are modifiable and bringing down request address bits are settled. Reserve substance is obfuscated at first and being used before. Cached memory is apportioned into fragments. At the point when specific data needs to be sought, the focal handling unit looks into cached memory, in the event that it is available in it or not, if the event that is available, it is known as store hit, else reserve problem. Delayed experience in conditions is named as click inertness & missed dormancy. Diverse reserve mapping systems are contemplated. Information reserve and Instruction store are sorts of reserves. A portion of the benefits of reserve memory are rapid, less idleness, quicker data recovery and quick information retrieval. Power utilization and range are additionally vital variables while outlining store recollections.

Select All
1.
Brumley and Billy Bob, "Cache storage attacks" in Cryptographers’ Track at the RSA Conference, Cham:Springer, pp. 22-34, 2015.
2.
R. Vijay Sai and S. Saravanan, "A Review on Security in Cache Memories", Indian Journal of Science and Technology chicago, pp. 48-50, 2016.
3.
S Vinothini, TC Segar, R Vijayaragavan and MS Kumar, "A cubic based set associative cache encoded mapping", IRJET, pp. 360-4, 2015.
4.
J Kong, O Aciicmez, JP Seifert and H Zhou, "Architecting against software cache-based side-channel attacks", IEEE Transactions Computers, pp. 1276-88, 2013.
5.
S Yogesh, AS Watile and K Khobragade, "Design of cache memory with cache controller using VHDL", International Journal of Innovative Research in Science, pp. 2914-9, 2013.
6.
Fangfei Liu and Ruby B. Lee, "Security testing of a secure cache design", Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy ACM, pp. 3, 2013.
7.
Raphael Spreitzer and Thomas Plos, "On the applicability of time-driven cache attacks on mobile devices" in International Conference on Network and System Security, Berlin Heidelberg:Springer, pp. 656-662, 2013.
8.
Mittal and Sparsh, "A cache-coloring based technique for saving leakage energy in multitasking systems", pp. 1309-5647, 2013.
9.
Dan, "Theoretical use of cache memory as a cryptanalytic side-channel", IACR Cryptology ePrint Archive, pp. 169, 2002.
10.
H Yuemei, G Haibing, C Kai and L Alei, "A new software approach to defend against cache-based timing attacks", Information Engineering and Computer Science Conference (ICIECS), pp. 1-4, 2009.
11.
Z Yuanyuan and G Junzhong, "Using counter cache coherence to improve memory encryptions performance in multi processor systems", Secure and Trust Computing Data Management and Applications, pp. 79-87, 2011.
12.
D Page, "Theoretical use of cache memory as a crypt analytic side-channel", IACR Cryptology ePrint Archive, pp. 1-23, 2002.
13.
K Kim and S Soontae, "Reducing area overhead for error-protecting large L2/L3 caches", IEEE Transactions Computers, pp. 300-10, 2009.
14.
W Wang, Z Zhenghong, B Ruby and Lee, "New cache designs for thwarting software cache-based side channel attacks", ACM SIGARCH Computer Architecture News, pp. 494-505, 2007.
15.
P Grabher, J Großschädl and D Page, "Cryptographic side-channels from low-power cache memory in Cryptography and Coding", 11th IMA International Conference U K., pp. 170-84, 2007.
16.
G Bertoni, V Zaccaria, L Breveglieri, M Monchiero and G Palermo, "AES power attack based on induced cache miss and countermeasure. Information Technology: Coding and Computing", ITCC International Conference on IEEE, pp. 586-91, 2005.
17.
RF Olanrewaju, DMM Al-Qudah, AW Azman and M Yaacob, "Intelligent web proxy cache replacement algorithm basedon adaptive weight ranking policy via dynamic aging", Indian Journal of Science and Technology, pp. 1-7, 2016.
18.
Ak Kalla and S Sharma, "Selective placement of caches forhash-based off-path caching in ICN", Indian Journal of Science and Technology, pp. 1-9, 2016.
19.
SM Bharathi, RV Sai and S Saravanan, "Improving the reliability of cache memories using identical tag bits", Indian Journal of Science and Technology, pp. 1-5, 2016.
20.
MS Vandhana, RV Sai and S Saravanan, "Cell stability and power reduction using dynamic isolated read static random access memory", Indian Journal of Science and Technology, pp. 1-6, 2016.
21.
RV Sai, S Saravanan and V Anandkumar, "Implementation of a novel data scrambling based security measure in memories for VLSI circuits", Indian Journal of Science and Technology, pp. 1-6, 2015.
22.
S Subha, "An exclusive cache architecture with power saving", Indian Journal of Science and Technology, pp. 1-5, 2015.
23.
G Shanmagarathinam and K Vivekanadan, "Performance Analysis of Cache Consistency Maintence in Mobile Environment Using Agent Technique", Indian Journal of Science and Technology, pp. 1-6, 2013.

Contact IEEE to Subscribe

References

References is not available for this document.