Loading [MathJax]/extensions/MathMenu.js
PCB PDN Prelayout Library for Top-Layer Inductance and the Equivalent Model for Decoupling Capacitors | IEEE Journals & Magazine | IEEE Xplore

PCB PDN Prelayout Library for Top-Layer Inductance and the Equivalent Model for Decoupling Capacitors


Abstract:

The power distribution network (PDN) of a high-speed printed circuit board requires a high-performance power supply. The total equivalent inductance above the top ground ...Show More

Abstract:

The power distribution network (PDN) of a high-speed printed circuit board requires a high-performance power supply. The total equivalent inductance above the top ground plane is an important part of PDN design and is regarded as Labove. In this paper, an inductance library for different structures of capacitor connections and capacitor sizes has been built, which is essential for PDN design. computer simulation technology (CST) and partial element equivalent circuit method are applied to obtain the shorted pattern design curves at various design data. The shorted pattern design curve means the total equivalent inductance varies with the distance between pad and ground plane. In addition, an approximate shorted model is established for a decoupling capacitor-mounted model, which will be convenient for us to get the inductance of Labove. In this paper, the design curve provides an intuitive guideline in designing PDN and facilitates the industry to choose what they want with consideration of the inductance, space, via numbers, etc.
Published in: IEEE Transactions on Electromagnetic Compatibility ( Volume: 60, Issue: 6, December 2018)
Page(s): 1898 - 1906
Date of Publication: 15 November 2017

ISSN Information:

Funding Agency:

References is not available for this document.

I. Introduction

POWER  integrity is important for high-speed printed circuit boards (PCBs) in the field of electromagnetic compatibility [1]. It considers whether the desired voltage and current have met the design requirements from sources to destinations. Reduction in voltage across the power supply terminals of the IC slows down the transistor or prevents the transistors from switching states; whereas, increases in voltage across the power supply terminals of the IC creates reliability problems. The impedance looking from the voltage regulator module (VRM) to IC part should meet the target impedance to ensure the dc ripple is not too large to effect the switching of the transistors. Therefore, it is essential to design a power distribution network (PDN) to meet the target impedance.

Select All
1.
V. Ardon, J. Aime, O. Chadebec, E. Clavel, J.-M. Guichon and E. Vialardi, "EMC modeling of an industrial variable speed drive with an adapted PEEC method", IEEE Trans. Magn., vol. 46, no. 8, pp. 2892-2898, Aug. 2010.
2.
S. Jin et al., "Analytical equivalent circuit modeling for BGA ball array in high-speed package", IEEE Trans. Electromagn. Compat., vol. 60, no. 1, pp. 68-76, Feb. 2018.
3.
S. Jin, J. Zhang, J. Lim, K. Qiu, R. Brooks and J. Fan, "Analytical equivalent circuit modeling for multiple core vias in a high-speed package", Proc. IEEE Int. Symp. Electromagn. Compat., pp. 233-238, Jul. 2016.
4.
X. D. Cai, G. I. Costache, R. Laroussi and R. Crawhall, "Numerical extraction of partial inductance of package reference (power/ground) planes", Proc. IEEE Int. Symp. Electromagn. Compat., pp. 12-15, 1995.
5.
W. D. Becker and R. Mittra, "FDTD modeling of noise in computer packages", IEEE Trans. Adv. Packag., vol. 17, no. 3, pp. 240-247, Aug. 1994.
6.
X. Ye, M. Y. Koledintseva, M. Li and J. L. Drewniak, "DC power-bus design using FDTD modeling with dispersive media and surface mount technology components", IEEE Trans. Electromagn. Compat., vol. 43, no. 4, pp. 579-587, Nov. 2001.
7.
P. B. Johns and R. L. Beurle, "Numerical solution of 2-dimensional scattering problems using a transmission-line matrix", Proc. Inst. Elect. Eng., vol. 118, pp. 1203-1208, 1971.
8.
A. E. Ruehli, G. Antonini and L. Jiang, Circuit Oriented Electromagnetic Modeling Using the PEEC Techniques, Hoboken, NJ, USA:Wiley, 2017.
9.
Y. S. Cao, L. J. Jiang and A. E. Ruehli, "An equivalent circuit model for graphene-based terahertz antenna using the PEEC method", IEEE Trans. Antenna Propag., vol. 64, no. 4, pp. 1385-1393, Apr. 2016.
10.
Y. S. Cao, L. J. Jiang and A. E. Ruehli, "Distributive radiation and transfer characterization based on the PEEC method", IEEE Trans. Electromag. Compat., vol. 57, no. 4, pp. 734-742, Aug. 2015.
11.
B. Zhao et al., "Analytical PDN voltage ripple calculation using simplified equivalent circuit model of PCB PDN", Proc. IEEE Symp. Electromagn. Compat., pp. 133-138, Mar. 2015.
12.
2014, [online] Available: www.cst.com.
13.
Standard for Validation of Computational Electromagnetics Computer Modeling and Simulation – Part 1 2, 2008.
14.
A. P. Duffy, A. J. M. Martin, A. Orlandi, G. Antonini, T. M. Benson and M. S. Woolfson, "Feature selective validation (FSV) for validation of computational electromagnetics (CEM). Part I—The FSV method", IEEE Trans. Electromagn. Compat., vol. 48, no. 3, pp. 449-459, Aug. 2006.
15.
A. Orlandi, A. P. Duffy, B. Archambeault, G. Antonini, D. E. Coleby and S. Connor, "Feature selective validation (FSV) for validation of computational electromagnetics (CEM). Part II—Assessment of FSV performance", IEEE Trans. Electromagn. Compat., vol. 48, no. 3, pp. 460-467, Aug. 2006.
16.
Y. S. Cao et al., "Inductance extraction for PCB pre-layout power integrity using PMSR method", IEEE Trans. Electromagn. Compat., vol. 57, no. 4, pp. 1339-1346, Aug. 2017.

Contact IEEE to Subscribe

References

References is not available for this document.