Loading [MathJax]/extensions/MathMenu.js
Wideband Modeling and Characterization of Differential Through-Silicon Vias for 3-D ICs | IEEE Journals & Magazine | IEEE Xplore

Wideband Modeling and Characterization of Differential Through-Silicon Vias for 3-D ICs


Abstract:

This paper presents the wideband modeling and analysis of differential through-silicon vias (D-TSVs) in 3-D ICs. An equivalent-circuit model of the ground-signal-signal-g...Show More

Abstract:

This paper presents the wideband modeling and analysis of differential through-silicon vias (D-TSVs) in 3-D ICs. An equivalent-circuit model of the ground-signal-signal-ground-type D-TSVs is given and validated against a commercial full-wave electromagnetic simulation tool. The common- and differential-mode impedances are extracted using the partial-element equivalent-circuit method, while the admittances are calculated analytically, with the MOS effects considered and treated appropriately. The circuit model can also be used for studying the differential annular TSVs (ATSVs). It is shown that the ATSVs are more suitable for transmitting differential signals in comparison with the cylindrical TSVs. Based on the equivalent-circuit model, the characteristic impedances and the forward transmission coefficients of the D-TSVs made of Cu and carbon nanotubes are characterized and compared under different settings of frequencies and temperatures.
Published in: IEEE Transactions on Electron Devices ( Volume: 63, Issue: 3, March 2016)
Page(s): 1168 - 1175
Date of Publication: 25 January 2016

ISSN Information:

Funding Agency:

References is not available for this document.

I. Introduction

The 3-D IC is paving a potential path toward More-than-Moore technologies, since it offers another dimension by stacking functional blocks vertically [1]. As a key component in 3-D IC, through-silicon via (TSV), which is a high aspect ratio vertical interconnect providing connectivity between active layers, has attracted a lot of research interests in the past decade [2]. Recently, a number of studies are devoted to the electrical modeling and fabrication technologies for TSVs [3]–[8]. For example, Xu et al. [4] proposed a comprehensive compact resistance–inductance–capacitance–conductance model for ground–signal (GS)-type TSVs, with the consideration of the MOS effects.

Select All
1.
K. Banerjee, S. J. Souri, P. Kapur and K. C. Saraswat, "3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration", Proc. IEEE, vol. 89, no. 5, pp. 602-633, May 2001.
2.
M. Koyanagi, T. Fukushima and T. Tanaka, "High-density through silicon vias for 3-D LSIs", Proc. IEEE, vol. 97, no. 1, pp. 49-59, Jan. 2009.
3.
G. Katti, M. Stucchi, K. De Meyer and W. Dehaene, "Electrical modeling and characterization of through silicon via for three-dimensional ICs", IEEE Trans. Electron Devices, vol. 57, no. 1, pp. 256-262, Jan. 2010.
4.
C. Xu, H. Li, R. Suaya and K. Banerjee, "Compact AC modeling and performance analysis of through-silicon vias in 3-D ICs", IEEE Trans. Electron Devices, vol. 57, no. 12, pp. 3405-3417, Dec. 2010.
5.
W.-S. Zhao, X.-P. Wang and W.-Y. Yin, "Electrothermal effects in high density through silicon via (TSV) arrays", Prog. Electromagn. Res., vol. 115, pp. 223-242, 2011.
6.
W.-S. Zhao, W.-Y. Yin, X.-P. Wang and X.-L. Xu, "Frequency- and temperature-dependent modeling of coaxial through-silicon vias for 3-D ICs", IEEE Trans. Electron Devices, vol. 58, no. 10, pp. 3358-3368, Oct. 2011.
7.
F. Liang, G. Wang, D. Zhao and B.-Z. Wang, "Wideband impedance model for coaxial through-silicon vias in 3-D integration", IEEE Trans. Electron Devices, vol. 60, no. 8, pp. 2498-2504, Aug. 2013.
8.
S. J. Bleiker et al., "High-aspect-ratio through silicon vias for high-frequency application fabricated by magnetic assembly of gold-coated nickel wires", IEEE Trans. Compon. Packag. Manuf. Technol., vol. 5, no. 1, pp. 21-27, Jan. 2015.
9.
H.-H. Chuang and T.-L. Wu, "Suppression of common-mode radiation and mode conversion for slot-crossing GHz differential signals using novel grounded resonators", IEEE Trans. Electromagn. Compat., vol. 53, no. 2, pp. 429-436, May 2011.
10.
J. Kim et al., "High-frequency scalable modeling and analysis of a differential signal through-silicon via", IEEE Trans. Compon. Packag. Manuf. Technol., vol. 4, no. 4, pp. 697-707, Apr. 2014.
11.
K.-C. Lu and T.-S. Horng, "Wideband and scalable equivalent-circuit model for differential through silicon vias with measurement verification", Proc. IEEE 63rd Electron. Compon. Technol. Conf. (ECTC), pp. 1186-1189, May 2013.
12.
K.-C. Lu and T.-S. Horng, "Comparative modelling of differential through-silicon vias up to 40 GHz", Electron. Lett., vol. 49, no. 23, pp. 1483-1484, Nov. 2013.
13.
M.-F. Chang et al., "A high layer scalability TSV-based 3D-SRAM with semi-master-slave structure and self-timed differential-TSV for high-performance universal-memory-capacity-platforms", IEEE J. Solid-State Circuits, vol. 48, no. 6, pp. 1521-1529, Jun. 2013.
14.
Q. Lu, Z. Zhu, Y. Yang and R. Ding, "Electrical modeling and characterization of shield differential through-silicon vias", IEEE Trans. Electron Devices, vol. 62, no. 5, pp. 1544-1552, May 2015.
15.
W.-S. Zhao, W.-Y. Yin and Y.-X. Guo, "Electromagnetic compatibility-oriented study on through silicon single-walled carbon nanotube bundle via (TS-SWCNTBV) arrays", IEEE Trans. Electromagn. Compat., vol. 54, no. 1, pp. 149-157, Feb. 2012.
16.
T. Wang et al., "Through-silicon vias filled with densified and transferred carbon nanotube forests", IEEE Electron Device Lett., vol. 33, no. 3, pp. 420-422, Mar. 2012.
17.
D. Jiang, W. Mu, S. Chen, Y. Fu, K. Jeppson and J. Liu, "Vertically stacked carbon nanotube-based interconnects for through silicon via application", IEEE Electron Device Lett., vol. 36, no. 5, pp. 499-501, May 2015.
18.
G. Van der Plas et al., "Design issues and considerations for low-cost 3-D TSV IC technology", IEEE J. Solid-State Circuits, vol. 46, no. 1, pp. 293-307, Jan. 2011.
19.
E. Bogatin, Signal Integrity: Simplified, Upper Saddle River, NJ, USA:Prentice-Hall, 2003.
20.
G. Katti, M. Stucchi, J. Van Olmen, K. De Meyer and W. Dehaene, "Through-silicon-via capacitance reduction technique to benefit 3-D IC performance", IEEE Electron Device Lett., vol. 31, no. 6, pp. 549-551, Jun. 2010.
21.
G. Katti, M. Stucchi, D. Velenis, B. Sorée, K. De Meyer and W. Dehaene, "Temperature-dependent modeling and characterization of through-silicon via capacitance", IEEE Electron Device Lett., vol. 32, no. 4, pp. 563-565, Apr. 2011.
22.
Manual of ANSYS HFSS V13.0, Pittsburgh, PA, USA, 2011.
23.
K. Sakuma et al., "3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections", IBM J. Res. Develop., vol. 52, no. 6, pp. 611-622, 2008.
24.
F. Wang, Z. Zhu, Y. Yang, X. Yin, X. Liu and R. Ding, "An effective approach of reducing the keep-out-zone induced by coaxial through-silicon-via", IEEE Trans. Electron Devices, vol. 61, no. 8, pp. 2928-2934, Aug. 2014.
25.
X. Yin, Z. Zhu, Y. Yang and R. Ding, "Metal proportion optimization of annular through-silicon via considering temperature and keep-out zone", IEEE Trans. Compon. Packag. Manuf. Technol., vol. 5, no. 8, pp. 1093-1099, Aug. 2015.
26.
A. Chen, F. Liang, G. Wang and B.-Z. Wang, "Closed-form impedance model for annular through-silicon via pairs in three-dimensional integration", IET Microw. Antennas Propag., vol. 9, no. 8, pp. 808-813, Aug. 2015.
27.
W.-S. Zhao, L. Sun, W.-Y. Yin and Y.-X. Guo, "Electrothermal modelling and characterisation of submicron through-silicon carbon nanotube bundle vias for three-dimensional ICs", IET Micro Nano Lett., vol. 9, no. 2, pp. 123-126, Feb. 2014.
28.
A. Stetter, J. Vancea and C. H. Back, "Determination of the intershell conductance in a multiwall carbon nanotube", Appl. Phys. Lett., vol. 93, no. 17, pp. 172103-1-172103-3, Oct. 2008.
29.
A. R. Harutyunyan et al., "Preferential growth of single-walled carbon nanotubes with metallic conductivity", Science, vol. 326, no. 5949, pp. 116-120, Oct. 2009.
30.
H. Li and K. Banerjee, "High-frequency analysis of carbon nanotube interconnects and implications for on-chip inductor design", IEEE Trans. Electron Devices, vol. 56, no. 10, pp. 2202-2214, Oct. 2009.
Contact IEEE to Subscribe

References

References is not available for this document.