On low-power analog implementation of particle filters for target tracking | IEEE Conference Publication | IEEE Xplore

On low-power analog implementation of particle filters for target tracking


Abstract:

We propose a low-power, analog and mixed-mode, implementation of particle filters. Low-power analog implementation of nonlinear functions such as exponential and arctange...Show More

Abstract:

We propose a low-power, analog and mixed-mode, implementation of particle filters. Low-power analog implementation of nonlinear functions such as exponential and arctangent functions is done using multiple-input translinear element (MITE) networks. These nonlinear functions are used to calculate the probability densities in the particle filter. A bearings-only tracking problem is simulated to present the proposed low-power implementation of the particle filter algorithm.
Date of Conference: 04-08 September 2006
Date Added to IEEE Xplore: 30 March 2015
Print ISSN: 2219-5491
Conference Location: Florence, Italy
References is not available for this document.

1. Introduction

Particle filters [1] are used in state estimation, where the underlying state-space models can be nonlinear and non-Gaussian. They use a large number of weighted samples, called particles, to represent probability distributions involved in the estimation. Because particle filters do not approximate the nonlinearities in the state-space systems, they are computationally complex. Hence, some particle filter applications require real-time hardware implementations that must be efficient in speed, accuracy, and power consumed.

Select All
1.
Sequential Monte Carlo Methods in Practice, Springer-Verlag, 2001.
2.
P. Hasler, "Low-power programmable signal processing", Proc. 5th IEEE Intl. Workshop on System-on-Chip for Real-Time Appl., pp. 413-418, July 2005.
3.
B. A. Minch, C. Diorio, P. Hasler and C. A. Mead, "Translin-ear circuits using subthreshold floating-gate MOS transistors", Analog Integrated Circuits and Signal Processing, vol. 9, no. 2, pp. 167-179, 1996.
4.
M. Bolic, Architectures for efficient implementation of particle filters, August 2004.
5.
S.-S. Chin and S. Hong, "VLSI design of high-throughput processing element for real-time particle filtering", Intl. Symp. Signals Circuits and Systems, vol. 2, pp. 617-620, July 2003.
6.
S. Hong, X. Liang and P. M. Djuric, "Reconfigurable particle filter design using dataflow structure translation", 2004 IEEE Workshop on Signal Processing Systems Design and Implementation, pp. 325-30, 2004.
7.
M. Shabany, H. Shojania, J. Zhang, J. Omidi and P. G. Gu-lak, "VLSI architecture of a wireless channel estimator using sequential monte carlo methods", 2005 IEEE 6th Workshop on Signal Processing Advances in Wireless Communications, pp. 450-454, June 2005.
8.
O. Brun, V. Teuliere and J.-M. Garcia, "Parallel particle filtering", J. Parallel and Distributed Comput., vol. 62, pp. 1186-1202, July 2002.
9.
N. J. Gordon, D. J. Salmond and A. F. M. Smith, "Novel approaches to nonlinear/non-Gaussian Bayesian state estimation", IEE Proc.-F, vol. 140, pp. 107-113, April 1993.
10.
Y. Bar-Shalom and T. E. Fortmann, Tracking and Data Asso-ciation, Academic-Press, 1988.
11.
B. A. Minch, "Synthesis of static and dynamic multiple-input translinear element networks", IEEE Trans. Circuits Syst. I, vol. 51, pp. 409-421, Feb. 2004.
12.
B. A. Minch, "Construction and transformation of multiple-input translinear element networks", IEEE Trans. Circuits Syst. I, vol. 50, pp. 1530-1537, Dec. 2003.
13.
E. Seevinck, Analysis and Synthesis of Translinear Integrated Circuits, Amsterdam:Elsevier, 1988.
14.
C. T. Fike, Computer Evaluation of Mathematical Functions. Series in Automatic Computation, Prentice Hall, Inc., 1968.
15.
D. Frey, "Current mode class AB second ordere filter", Electronics Letters, vol. 30, pp. 205-206, Feb. 1994.
16.
S. Subramanian, D. V. Anderson, P. Hasler and B. A. Minch, "Optimal synthesis of MITE translinear loops", Technical Report CADSP-TR-2006-1, 2006, [online] Available: http://cadsp.ece.gatech.edu/Publications/tr_1.pdf.
17.
G. Serrano, P. D. Smith, H. J. Lo, R. Chawla, T. S. Hall, C. Twigg, et al., "Automatic rapid programming of large arrays of floating-gate elements", Proc. Intl. Symp. on Circuits and Syst., vol. 1, pp. 1373-1-376, May 2004.
18.
M. Stanacevic and G. Cauwenberghs, "Micropower gradient flow acoustic localizer", IEEE Trans. Circuits Syst. I, vol. 52, pp. 2148-2157, Oct 2005.
19.
Power aware design methodologies, Kluwer Academic Publishers, 2002.
20.
A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design, Kluwer Academic Publishers, 1995.
21.
S. Wang, V. Piuri and E. E. S., "A unified view of CORDIC processor design", Proc. IEEE 39th Midwest Symp. Circuits and Syst., vol. 2, pp. 852-855, 1996.
22.
J. Musicer and J. M. Rabaey, "MOS current mode logic for low power low noise CORDIC computation in mixed-signal environments", Proc. Intl. Symp. Low Power Electronics and Design, pp. 102-107, 2000.

Contact IEEE to Subscribe

References

References is not available for this document.