Loading web-font TeX/Math/Italic
Experimental Detection and Numerical Validation of Different Failure Mechanisms in IGBTs During Unclamped Inductive Switching | IEEE Journals & Magazine | IEEE Xplore

Experimental Detection and Numerical Validation of Different Failure Mechanisms in IGBTs During Unclamped Inductive Switching


Abstract:

The physics of the different failure modes that limit the maximum avalanche capability during unclamped inductive switching (UIS) in punchthrough (PT) and not PT (NPT) in...Show More

Abstract:

The physics of the different failure modes that limit the maximum avalanche capability during unclamped inductive switching (UIS) in punchthrough (PT) and not PT (NPT) insulated-gate bipolar transistor (IGBT) structures is analyzed in this paper. Both 3-D electrothermal numerical simulations and experimental evaluations support the theoretical analysis. Experimental results for UIS test show that, at low time duration (or inductance value) of the test, the UIS limit moves from energy limitation to current limitation. While the energy limitation is well known, the current-limited failures are less studied. In this paper, the current limit for UIS test is analyzed in detail, and the cause is attributed to a filamentary current conduction due to the presence of a negative differential resistance (NDR) region in the IC- VCE curve in breakdown. The filamentary current conduction locally increases the current density causing early device latch-up and possible device failure at a current much lower than the one dictated by energy limitations. The physical parameters that affect both the onset of NDR region and the failure current are discussed for both an NPT trench IGBT structure with a local lifetime control and a PT trench IGBT structure with a field-stop layer.
Published in: IEEE Transactions on Electron Devices ( Volume: 60, Issue: 2, February 2013)
Page(s): 563 - 570
Date of Publication: 04 December 2012

ISSN Information:

References is not available for this document.

I. Introduction

The insulated-gate bipolar transistor (IGBT) devices used as a power switch for medium-voltage applications (800–1200 V) must conjugate the performance requirements of low on-resistance and fast switching, with the mandatory target of high device ruggedness. As a matter of fact, device ruggedness is critical for medium-voltage applications as the power load is inductive in nature. This holds particularly true if the IGBT is used in inverter topologies for hybrid electric vehicle purposes where device robustness to avalanche is a mandatory requirement for a reliable operation. Unclamped inductive switching (UIS) is a high-stress test used to determine the maximum amount of avalanche energy a device can handle by forcing a charged unclamped inductor to discharge through the device under test (DUT). This test is commonly used in the automotive industry to screen weak devices prior to their usage in the chosen application. During UIS test, the device discharges the energy stored in the inductive load being forced in the breakdown condition. The collector voltage is therefore equal to the breakdown voltage (BV) of the DUT.

Select All
1.
S. Pendharkar, M. Trivedi and K. Shenai, "Electrothermal simulations in punchthrough and nonpunchthrough IGBTs", IEEE Trans. Electron Devices, vol. 45, no. 10, pp. 2222-2231, Oct. 1998.
2.
D. Y. Chen, F. C. Lee and G. Carpenter, "Nondestructive RBSOA characterization of IGBTs and MCTs", IEEE Trans. Power Electron., vol. 10, no. 3, pp. 368-372, May 1995.
3.
K. H. Lee, K.-H. Oh, Y.-C. Kim and C. M. Yun, "An avalanche rugged NPT trench IGBT used in single-ended quasi resonant topology for induction heating appliance", Proc. Eur. Conf. Power Electron. Appl., pp. 1-9, 2005.
4.
V. A. Vashchenko, Y. B. Martynov and V. F. Sinkevitch, "Simulation of avalanche injection filamentation in MOSFETs and IGBTs", Proc. 27th Eur. Solid-State Device Res. Conf., pp. 316-319, 1997-Sep.-2224.
5.
M. Riccio, A. Irace, G. Breglio, P. Spirito, E. Napoli and Y. Mizuno, "Electro-thermal instability in multi-cellular Trench-IGBTs in avalanche condition: Experiments and simulations", Proc. IEEE 23rd ISPSD, pp. 124-127, 2011-May-2326.
6.
M. Trivedi and K. Shenai, "IGBT dynamics for short-circuit and clamped inductive switching", Proc. 13th Annu. APEC Conf., vol. 2, pp. 743-748, 1998-Feb.-1519.
7.
T. Shoji, M. Ishiko, T. Fukami, T. Ueta and K. Hamada, "Investigations on current filamentation of IGBTs under undamped inductive switching conditions", Proc. 17th ISPSD ICs, pp. 227-230, 2005-May-2326.
8.
J. Yedinak, B. Wood, P. Shenoy, G. Dolny, D. Lange and T. Morthorst, "Optimizing 600 V punchthrough IGBTs for unclamped inductive switching (UIS)", Proc. 12th Int. Symp. Power Semicond. Devices ICs, pp. 363-366, 2000.
9.
U. Knipper, F. Pfirsch, T. Raker, J. Niedermeyr and G. Wachutka, "Numerical analysis of destruction modes in IGBT chips", Proc. 13th EPE Appl. Conf., pp. 1-4, 2009-Sep.-810.
10.
K. Fischer and K. Shenai, "Dynamics of power MOSFET switching under unclamped inductive loading conditions", IEEE Trans. Electron Devices, vol. 43, no. 6, pp. 1007-1015, Jun. 1996.
11.
B. J. Baliga, Power Semiconductor Devices, MA, Boston:PWS-Kent, 1995.
12.
E. D'Arcangelo, A. Irace, G. Breglio and P. Spirito, "Experimental characterization of temperature distribution on power MOS devices during unclamped inductive switching", Microelectron. Reliab., vol. 44, no. 911, pp. 1455-1459, Sep.Nov. 2004.
13.
G. Breglio, A. Irace, E. Napoli, M. Riccio, P. Spirito, K. Hamada, et al., "Detection of localized UIS failure on IGBTs with the aid of lock-in thermography", Microelectron. Reliab., vol. 48, no. 8/9, pp. 1432-1434, Aug./Sep. 2008.
14.
M. Riccio, G. Breglio, A. Irace and P. Spirito, "An equivalent-time temperature mapping system with a 320 times 256 pixels full-frame 100 kHz sampling rate", Rev. Sci. Instrum., vol. 78, no. 10, pp. 106106, Oct. 2007.
15.
C.-C. Shen, A. R. Hefner, D. W. Berning and J. B. Bernstein, "Failure dynamics of the IGBT during turn-off for unclamped inductive loading conditions", IEEE Trans. Ind. Appl., vol. 36, no. 2, pp. 614-624, Mar./Apr. 2000.
16.
P. L. Hower and G. K. Reddi, "Avalanche injection and second breakdown in transistors", IEEE Trans. Electron Devices, vol. ED-17, no. 4, pp. 320-335, Apr. 1970.
17.
G. K. Wachutka, "Analytical model for the destruction mechanism of GTO-like devices by avalanche injection", IEEE Trans. Electron Devices, vol. 38, no. 6, pp. 1516-1523, Jun. 1991.
18.
B. K. Ridley, "Specific negative resistance in solids", Proc. Phys. Soc., vol. 82, no. 6, pp. 954-966, Dec. 1963.
19.
A. Irace, P. Spirito, M. Riccio and G. Breglio, "Voltage drops sawtooth oscillations and HF bursts in breakdown current and voltage waveforms during UIS experiments", Proc. 24th Int. Symp. Power Semicond. Devices ICs, pp. 165-168, 2012-Jun.-37.
20.
M. Riccio, L. Rossi, A. Irace, E. Napoli, G. Breglio, P. Spirito, et al., "Analysis of large area Trench-IGBT current distribution under UIS test with the aid of lock-in thermography", Microelectron. Reliab., vol. 50, no. 911, pp. 1725-1730, Sep.Nov. 2010.
21.
J. G. Bauer, O. Schilling, C. Schaeffer and F. Hille, "Investigations on the ruggedness limit of 6.5 kV IGBT", Proc. ISPSD, pp. 71-74, 2005.

Contact IEEE to Subscribe

References

References is not available for this document.