I. Introduction
With rapid and continuous scaling of silicon devices, their present channel length is in the range of 20 nm. Another recent trend is the advent of the devices with 3-dimensional gate structures [1] to achieve a better gate control. The area of these devices, and thus the gate capacitance is too small, and it is difficult to obtain the gate capacitances by usual AC capacitance measurements.