Contents NOMENCLATURE
e
specific thermal internal energy, JIkg
Eelectrical field, Vim
jelectric current density, A/mL
kthermal conductivity, W Im.K
Ppressure, Pa
Ttemperature, K
uvelocity, m/s
x,y,zcoordinate, m
Abstract:
A printed circuit board (PCB) comprises alternating layers of dielectric material and current carrying traces and vias. As performing system-level simulations of PCB's wi...Show MoreMetadata
Abstract:
A printed circuit board (PCB) comprises alternating layers of dielectric material and current carrying traces and vias. As performing system-level simulations of PCB's with detailed trace and via geometries is very costly, the present approach considers the effects of the trace and via geometry in the physical model by importing ECAD data consisting of the trace and via layout of the board and determines locally varying orthotropic conductivity (kx, ky and kz) on the printed circuit board based on the ECAD data. In addition, the present approach considers the effects of Joule heating in the current carrying traces by utilizing multiple 2-D sources where the powermap is determined by solving the governing electric field equations on the trace. In this paper, the effects of both trace layer orthotropic thermal conductivity and Joule heating are studied on a sample PCB. Comparisons are made with earlier studies and conventional models when possible. It is shown that location of the hot spots and temperature values differ substantially if different methods are used.
Published in: 2010 12th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems
Date of Conference: 02-05 June 2010
Date Added to IEEE Xplore: 01 July 2010
ISBN Information:
ISSN Information:
References is not available for this document.
Select All
1.
M. Horowitz, and R. W. Dutton, “Resistance Extraction from Mask Layout Data,” IEEE Trans. On Computer-Aided Design of Integrated Circuit and Systems, vol. 2, no. 3, pp. 145–150, 1983.
2.
A. Vithayathil, X. Hu, and J. White, “Substrate Resistance Extraction using a Multi-Domain Surface Integral Formulation,” International Conference on Simulation of Semiconductor Processes and Devices, SISP AD, pp. 323–326, 2003.
3.
X. Wang, W. Yu, and Z. Wang, “Efficient Direct Boundary Element Method for Resistance Extraction of Substrate with Arbitrary Doping Profile,” IEEE Trans. on Computer Aided Design of Integrated Circuit and Systems, vol. 25, no. 12, pp. 3035–3042, 2006.
4.
B. Yang, and H. Murata, “A Finite Element Domain Decomposition Coupled Resistance Extraction Method with Virtual Terminal Insertion,” Proc. Midwest Symposium on Circuit and Systems, MWSCAS, pp. 1425–1428, 2007.
5.
S. Rajagopalan, and S. Batterywala, “A 3-Dimensional FEM Based Resistance Extraction,” 20th International Conference on VLSI Design, pp. 565–570, 2007.
6.
M. Oppeneer, P. Sumant, and A. Cangellaris, “Robust Iterative Finite Element Solver for Multi-Terminal Power Distribution Network Resistance Extraction,” Proc. Electrical Performance of Electronic Packaging IEEE-EPEP, pp. 181–184, 2008.
7.
M. B. Dogruoz, and M. K. Nagulapally, “Effects of Trace Layers and Joule Heating on the Temperature Distribution of Printed Circuit Boards: A Computational Study,” ASME Journal of Thermal Science and Engineering Applications, vol. 1, no. 2, 022003, 10 pages, 2009.
8.
G. V. Shankaran, and R. K. Singh, “Selection of Appropriate Thermal Model For Printed Circuit Boards in CFD Analysis,” Proc. ITHERM - 10th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronics Systems, San Diego, CA, pp. 234–242, 2006.
9.
F. Sarvar, N. J. Poole, and P. A. Witting, “PCB Glass-Fibre Laminates: Thermal Conductivity Measurements and Their Effects on Simulation,” Journal of Electronic Materials, vol. 19, pp. 1345–1350, 1990.
10.
L. Coppola, D. Cottet, and F. Wildner, “Investigation on Current Density Limits in Power Printed Circuit Boards,” Proc. 23rd IEEE Applied Power Electronics Conference and Exposition - APEC, Austin, TX, 2008.
11.
J. E. Graebner, and K. Azar, “hermal Conductivity Measurements in Printed Wiring Boards,” ASME Journal of Heat Transfer, vol. 119, pp. 401–405, 1997.
12.
J. Galloway, and S. Shidore, “Implementing Compact Thermal Models Under Non-Symmetric Trace Routing Conditions,” Proc. 20th IEEE SEMITHERM Symposium, San Jose, CA, 2004.
13.
J. Adam, “New Correlations between Electrical Current and Temperature Rise in PCB Traces,” Proc. 20th IEEE SEMITHERM Symposium, San Jose, CA, 2004.
14.
ANSYS SIWave 4.0 User's Guide, 2008.
15.
ANSYS Icepak 12.1.6 User's Guide, 2009.
16.
M. Sadiku, Numerical Techniques in Electromagnetics, Boca Raton : CRC Press, 2000.
17.
J. Jin, The Finite Element Method in Electromagnetics, John Wiley & Sons, Inc, 2nd edition, 2002.
18.
G. Strang, and G.J. Fix, An Analysis of Finite Element Method, Englewood Cliffs : Prentice-Hall, Inc, 1973.
