Abstract:
This paper investigates the channel design for buried p-channel MOSFETs with an effective channel length of 0.1 /spl mu/m via simulations using the two-dimensional device...Show MoreMetadata
Abstract:
This paper investigates the channel design for buried p-channel MOSFETs with an effective channel length of 0.1 /spl mu/m via simulations using the two-dimensional device simulator PISCES IIB. A new three-layer design is considered with the objective of obtaining low junction capacitance while maintaining high current drive and suppressing punchthrough. The channel design consists of a p-type layer under the gate oxide, an n-type anti-punchthrough layer below the p-type layer followed the substrate with a doping concentration of 1e17/cm/sup 3/. By optimizing the doping structure, an attempt is made to investigate fundamental limits of the buried channel design. In concurrence with published results, it is shown that there is a maximum allowable thickness for the first layer, while the thickness of the anti-punchthrough layer has a minimum value in order to effectively suppress punchthrough. The above constraints enable devices with good subthreshold characteristics (subthreshold swing <90 mV/Dec) as well as high transconductance which is a matter of concern for ultra-thin buried layers. While simulation results show that it is possible to fabricate buried p-channel MOSFETs with n-type polysilicon gate electrodes in the 0.1 /spl mu/m regime, it is also evident that advanced doping and low temperature fabrication technologies are needed that provide control over doped layers of ultra-thin dimensions.
Published in: IEEE Transactions on Electron Devices ( Volume: 43, Issue: 11, November 1996)
DOI: 10.1109/16.543031
References is not available for this document.
Select All
1.
G. J. Hu, "Design tradeoffs between surface and buried-channel FET's", IEEE Trans. Electron Devices, vol. ED-32, pp. 584, 1985.
2.
T. Moritomo, "Effects of Boron penetration and resultant limitations in ultra-thin pure oxide and nitrided-oxide gate films", IEDM Tech Dig., pp. 429, Dec. 1990.
3.
K. Nishiuchi, "A normally-off type buried channel MOSFET for VLSI circuits", IEDM Tech Dig., pp. 26, Dec. 1978.
4.
L. Parrillo, "Twin-tub CMOS-An advanced VLSI technology", IEDM Tech. Dig., pp. 706, Dec. 1982.
5.
G. J Hu, " Design and fabrication of p -channel FET's for 1 mu m CMOS technology ", IEDM Tech. Dig., pp. 710, Dec. 1982.
6.
S. Chiang, " Optimization of sub-micrometer p -channel FET structure ", IEDM Tech Dig., pp. 534, Dec. 1983.
7.
T. Ohguru, " Tenth micron p -MOSFET's with ultra-thin epitaxial channel layer grown by ultra-high-vacuum CVD ", IEDM Tech Dig., pp. 433, Dec. 1993.
8.
D. M. Caughey, "Carrier mobilites in silicon empirically related to doping and field", Proc. IEEE, vol. 55, pp. 2192-2193, 1967.
9.
A. F. Tasch, "A new approach to verify and derive a Transverse-field-dependent mobility model for electrons in MOS inversion layers", IEEE Trans. Electron Devices, vol. 36, no. 6, pp. 1117-1123, 1989.
10.
J. R. Barker, "On the physics and modeling of small semiconductor devices̵I", Solid State Electron., vol. 23, pp. 519, 1980.
11.
Y. Ohkura, "Quantum effects in Si n-MOS inversion layer at high substrate concentration", Solid State Electronics, vol. 33, no. 12, pp. 1581, 1990.
12.
M. J. van Dort, "Quantum-mechanical threshold voltage shifts of MOSFET's caused by high levels of channel doping", IEDM Tech. Dig., pp. 495, 1991.
13.
M. P. Brassington, "The relationship between gate bias and hot-carrier-induced instabilities in buried- and surface-channel PMOSFET's", IEEE Trans. Electron. Devices, vol. 35, no. 3, pp. 320, Mar. 1988.
14.
M. K. Sanganeria, " Boron incorporation in epitaxial silicon using Si _2 H _6 and B _2 H _6 in an ultra high vacuum rapid thermal chemical vapor deposition reactor ", J. Electrochem. Soc., vol. 142, no. 1, pp. 285, Jan. 1995.
