Loading [a11y]/accessibility-menu.js
Optimal wire sizing and buffer insertion for low power and a generalized delay model | IEEE Journals & Magazine | IEEE Xplore

Optimal wire sizing and buffer insertion for low power and a generalized delay model


Abstract:

We present efficient, optimal algorithms for timing optimization by discrete wire sizing and buffer insertion. Our algorithms are able to minimize a cost function subject...Show More

Abstract:

We present efficient, optimal algorithms for timing optimization by discrete wire sizing and buffer insertion. Our algorithms are able to minimize a cost function subject to given timing constraints; we focus on minimization of dynamic power dissipation, but the algorithm is also easily adaptable to, for example, area minimization. In addition, the algorithm efficiently computes the complete, optimal power-delay trade-off curve for added design flexibility. An extension of our basic algorithm accommodates a generalized delay model which takes into account the effect of signal slew on buffer delay which can contribute substantially to overall delay. To the best of our knowledge, our approach represents the first work on buffer insertion to incorporate signal slew into the delay model while guaranteeing optimality. The effectiveness of these methods is demonstrated experimentally.
Published in: IEEE Journal of Solid-State Circuits ( Volume: 31, Issue: 3, March 1996)
Page(s): 437 - 447
Date of Publication: 31 March 1996

ISSN Information:

References is not available for this document.

Select All
1.
"The fanout problem: From theory to practice", Advanced Research in VLSI: Proc. 1989 Decennial Caltech Conf., pp. 69-99, Mar. 1989.
2.
J. J. Cong and K. S. Leung, "Optimal wiresizing under Elmore delay model", IEEE Trans. Computer-Aided Design, vol. 14, no. 3, pp. 321-336, 1995.
3.
J. J. Cong and C.-K. Koh, "Simultaneous driver and wire sizing for performance and power optimization", IEEE Trans. VLSI Syst., vol. 2, no. 4, pp. 408-425, Dec. 1994.
4.
J. J. Cong, K. S. Leung and D. Zhou, "Performance-driven interconnect design based on distributed RC delay model", Proc. ACM/IEEE Design Automation Conf., pp. 606-611, 1993.
5.
W. C. Elmore, "The transient response of damped linear network with particular regard to wideband amplifiers", J. Applied Physics, vol. 19, pp. 55-63, 1948.
6.
N. Hedenstierna and K. O. Jeppson, "CMOS circuit speed and buffer optimization", IEEE Trans. Computer-Aided Design, pp. 270-281, Mar. 1987.
7.
L. N. Kannan, P. R. Suaris and H.-G. Fang, "A methodology and algorithms for post-placement delay optimization", Proc. ACM/IEEE Design Automation Conf., pp. 327-332, 1994.
8.
J. Lillis, C. K. Cheng and T. T. Lin, "Optimal and efficient buffer insertion and wire sizing", Proc. Custom Integrated Circuits Conf., pp. 259-262, 1995.
9.
S. Lin and M. Marek-Sadowska, "A fast and efficient algorithm for determining fanout trees in large networks", Proc. 1st European Design Automation Conf., pp. 539-544, 1990.
10.
J. Rubinstein, P. Penfield and M. A. Horowitz, "Signal delay in RC tree networks", IEEE Trans. Computer-Aided Design, vol. 2, no. 3, pp. 202-211, 1983.
11.
T. Sakurai, "A unified theory for mixed CMOS/BiCMOS buffer optimization", IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 1014-1019, July 1992.
12.
S. S. Sapatnekar, "RC interconnect optimization under the Elmore delay model", Proc. ACM/IEEE Design Automation Conf., pp. 387-391, 1994.
13.
J. C. Shah and S. S. Sapatnekar, Wiresizing and buffer sizing for power-delay tradeoffs using a sensitivity based heuristic.
14.
K. J. Singh and A. Sangiovanni-Vincentelli, "A heuristic algorithm for the fanout problem", Proc. 27th ACM/IEEE Design Automation Conf., pp. 357-360, 1990.
15.
Static timing analysis..
16.
H. J. Touati, Performance-oriented technology mapping, Nov. 1990.
17.
L. P. P. P. van Ginneken, "Buffer placement in distributed RC-tree networks for minimal Elmore delay", Proc. Int. Symp. on Circuits and Systems, pp. 865-868, 1990.
18.
N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, pp. 231-237, 1993.
19.
F. F. Yao, "Computational Geometry", Handbook of Theoretical Computer Science, vol. A, 1990.

References

References is not available for this document.