A 300-MHz 4-Mb wave-pipeline CMOS SRAM using a multiphase PLL

A 4-Mb (64 k/spl times/64) synchronous wave-pipeline CMOS SRAM is fabricated by 0.25-/spl mu/m CMOS technology. Multiphase active pulse control (MPAC) enables fully random 300 MHz operation at 2.5 V, resulting in a bandwidth of 2.4 GB/s. The pulse is generated by multiphase PLL (MPPLL) using an array oscillator with current consumption of 7.5 mA.