Abstract:
A formal descriptive definition of a computer memory which, because of inherent parallelism, data manipulative capability, and resulting speed advantage over conventional...Show MoreMetadata
Abstract:
A formal descriptive definition of a computer memory which, because of inherent parallelism, data manipulative capability, and resulting speed advantage over conventional central processor memories, offers promise of providing substantial increases in computational capability for a large class of Army data-processing problems. The basic forte of this memory is its ability to search its entire contents in one unit cycle time for adherence of the stored data to the imposed search criteria. These storage systems are conventionally called Content Addressable Memories (CAM's); today they represent an unstandardized concept with respect to their capabilities, applications, and organizations. A hierarchy (according to capability) of CAM's is developed; each new version possesses the characteristics of the previous, but incorporates a new sophistication, until the "full capability" CAM concept is developed. Finally, guidelines are established to evaluate the economic potential of various techniques suitable for the realization of a "full capability" CAM, and possible applications are investigated for inclusion in Army automatic data-processing and communications systems.
Published in: IEEE Transactions on Aerospace and Electronic Systems ( Volume: AES-1, Issue: 2, October 1965)
Citations are not available for this document.
Cites in Papers - |
Cites in Papers - IEEE (4)
Select All
1.
Telajala Venkata Mahendra, Sheikh Wasmir Hussain, Sandeep Mishra, Anup Dandapat, "Design and Implementation of Drivers and Selectors for Content Addressable Memory (CAM)", 2019 IEEE 2nd International Conference on Electronics and Communication Engineering (ICECE), pp.216-220, 2019.
2.
B. Parhami, "Associative memories and processors: An overview and selected bibliography", Proceedings of the IEEE, vol.61, no.6, pp.722-730, 1973.
3.
Woo F. Chow, "Plated Wire Content-Addressable Memories with Bit-Steering Technique", IEEE Transactions on Electronic Computers, vol.EC-16, no.5, pp.642-652, 1967.
4.
N. Nisenoff, "Hardware for information processing systems: Today and in the future", Proceedings of the IEEE, vol.54, no.12, pp.1820-1835, 1966.
Cites in Papers - Other Publishers (1)
1.
David C. Roberts, "File Organization Techniques", Advances in Computers Volume 12, vol.12, pp.115, 1972.