Abstract:
A new delay generator based on a series of coupled ring oscillators has been developed; it produces precise delays with subgate delay resolution for chip testing applicat...Show MoreMetadata
Abstract:
A new delay generator based on a series of coupled ring oscillators has been developed; it produces precise delays with subgate delay resolution for chip testing applications. It achieves a delay resolution equal to a buffer delay divided by the number of rings. The coupling employed forces the outputs of a linear array of ring oscillators oscillating at the same frequency to be uniformly offset in phase by a precise fraction of a buffer delay. The buffer stage used in the ring oscillators is based on a source-coupled pair and achieves high supply noise rejection while operating at low supply voltages. Experimental results from a 2- mu m N-well CMOS implementation of the delay generator demonstrate that it can achieve an output delay resolution of 101 ps while operating at 141 MHz with a peak error of 58 ps.<>
Published in: IEEE Journal of Solid-State Circuits ( Volume: 28, Issue: 12, December 1993)
DOI: 10.1109/4.262000
References is not available for this document.
Select All
1.
J. Gasharro and M. Horowitz, "A single-chip functional tester for VLSI circuits", ISSCC 1990 Dig. Tech. Papers, 1990-Feb.
2.
J. Maneatis and M. Horowitz, "Precise delay generation using coupled oscillators", ISSCC 1993 Dig. Tech. Papers, 1993-Feb.
3.
I. Young, "A PLL clock generator with 5 to 110 MHz lock range for microprocessors", ISSCC 1992 Dig. Tech. Papers, 1992-Feb.