Abstract:
A real-time video signal processing chip for video data compression which combines block truncation coding (BTC) and a conventional motion compensation (MC) algorithm is ...Show MoreMetadata
Abstract:
A real-time video signal processing chip for video data compression which combines block truncation coding (BTC) and a conventional motion compensation (MC) algorithm is presented. The regularity and simplicity of the BTC algorithm strongly suggest that it is quite suitable for an efficient VLSI implementation. It is shown that the proposed BTC-based system is much better than the conventional system in terms of implementation, complexity, and accuracy. Two benchmark sequences are used as test examples. The clock rate of the designed chip is about 47 MHz, which is suitable for most video applications.<>
Published in: IEEE Transactions on Consumer Electronics ( Volume: 39, Issue: 2, May 1993)
DOI: 10.1109/30.214812
References is not available for this document.
Select All
1.
Draft review of recommendation H.261 video codec for audiovisual services at p*64 kbit/s, July 1990.
2.
M. L. Liou, "Overview of the ρ χ 64 kbit/s Video Coding Standard", Commun. ACM, vol. 34, no. 4, pp. 59-63, Apr. 1991.
3.
E. J. Delp and O. R. Mitchell, "Image compression using block truncation coding", IEEE Trans. Commun., vol. COM-25, no. 9, pp. 1335-1342, Sept. 1979.
4.
V. R. Udpikar and J. P. Raina, "Modified algorithm for block truncation coding of monochrome images", Electron. Lett., vol. 21, no. 20, pp. 900-902, Sept. 1985.
5.
M. Kamel, C. T. Sun and L. Guan, "Image Compression by variable block truncation coding with optimal threshold", IEEE Trans. Signal Processing, vol. 39, no. 1, pp. 208-212, January 1991.
