Loading [MathJax]/extensions/MathZoom.js
Performance of poly-Si TFTs fabricated by SELAX | IEEE Journals & Magazine | IEEE Xplore

Performance of poly-Si TFTs fabricated by SELAX


Abstract:

Selectively enlarging laser crystallization (SELAX) has been proposed as a new crystallization process for use in the fabrication of thin-film transistors (TFTs). This me...Show More

Abstract:

Selectively enlarging laser crystallization (SELAX) has been proposed as a new crystallization process for use in the fabrication of thin-film transistors (TFTs). This method is capable of producing a large-grained and flat film of poly-Si. The average grain size is 0.3/spl times/5 /spl mu/m, and the surface roughness of the poly-Si layer is less than 5 nm. The TFTs fabricated with this method have better performance and are more uniform than those produced with the conventional excimer laser crystallization (ELC) method. The average values of field-effect mobility are 440 cm/sup 2//Vs (n-type), and 130 cm/sup 2//Vs (p-type). The subthreshold slope for both types is 0.20 V/dec. Values for standard deviation of threshold voltage are 0.03 V (n-type) and 0.20 V (p-type). The delay time of the CMOS-inverter of SELAX TFTs is less than half that of ELC TFTs.
Published in: IEEE Transactions on Electron Devices ( Volume: 51, Issue: 6, June 2004)
Page(s): 934 - 939
Date of Publication: 30 June 2004

ISSN Information:

References is not available for this document.

I. Introduction

Thin-Film transistors (TFTs) with better performance will be essential to the next generation of mobile displays, since not only the pixel array but functional circuits, such as controllers, drivers, and so on, will be integrated on the same glass substrate. The displays will require TFTs that have low power consumption and thus low threshold voltage, a steep subthreshold slope (S-value), high field-effect mobility, and little deviation in any of these values. The poly-Si TFT has the higher mobility than any kind of TFT (for instance, amorphous Si TFTs or organic TFTs) and is thus the most promising device in terms of achieving these goals. In general, a poly-Si TFT is fabricated by excimer laser crystallization (ELC) [1]. However, the performance of the conventional ELC TFT is not sufficient for the integration of functional circuits. ELC leads to a poly-Si layer with lots of grain boundaries, which constitute defects and lead to poor performance for TFTs thus fabricated.

Select All
1.
J. B. Boyce and P. Mei, "Laser crystallization for polycrystalline silicon device applications" in Technology and Applications of Amorphous Silicon, New York:Springer-Verlag, pp. 94-146, 2000.
2.
J. Jang, "Current issues of active-matrix technologies", AMLCD Tech. Dig., pp. 1-4, 2002.
3.
M. Matsumura, "Excimer-laser processed crystal-Si TFTs on glass", Proc. 19th Int. Display Research Conf. Euro. Display, pp. 351-356, 1999.
4.
J. S. Im, R. S. Sposili and M. A. Crowder, "Single crystal Si films for thin film transistor devices", Appl. Phys. Lett., vol. 70, no. 25, pp. 3434-3436, 1997.
5.
M. A. Crowder, P. G. Carey, P. M. Smith, R. S. Sposili, H. S. Cho and J. S. Im, "Low-temperature single-crystal Si TFTs fabricated on Si films processed via sequential lateral solidification", IEEE Electron Device Lett., vol. 19, pp. 306-308, Aug. 1998.
6.
A. Hara, F. Takeuchi, M. Takei, K. Yoshino, K. Suga and N. Sasaki, "Ultra-high performance poly-Si TFFs on a glass by a stable scanning CW laser lateral crystallization", AMLCD Tech. Dig., pp. 227-230, 2001.
7.
A. Hara, F. Takeuchi, M. Takei, K. Suga, K. Yoshino, M. Chida, et al., "High-performance polycrystalline silicon thin film transistors on nonalkali glass produced using continuous wave laser lateral crystallization", Jpn. J. Appl. Phys., vol. 41, no. 3B, pp. L311-L313, 2002.
8.
M. Hatano, T. Shiba and M. Ohkura, "Selectively enlarging laser crystallization technology for high and uniform performance poly-Si TFTs", SID Tech. Dig., pp. 158-161, 2002.
9.
M. Ohkura, S. Shimomura, T. Miyazawa, T. Itoga and T. Shiba, " 450 ~^{circ} C low-temperature poly-Si TFT fabrication process applicable to the display manufacturing using 730×920 mm 2 glass substrates ", SID Tech. Dig., pp. 146-149, 2002.
10.
F. S. d'Aragona, "Dislocation etch for (100) planes in silicon", J. Electrochem. Soc., vol. 119, pp. 948-951, 1972.
11.
H. A. Atwater, C. V. Thompson and H. I. Smith, "Mechanisms for crystallographic orientation in the crystallization of thin silicon films from the melt", J. Mater. Res., vol. 3, no. 6, pp. 1232-1237, 1988.
12.
J. Bardeen and W. Shockley, "Deformation potentials and mobilities in nonpolar crystals", Phys. Rev., vol. 80, pp. 72, 1950.
13.
J. Y. W. Seto, "The electrical properties of polycrystalline silicon films", J. Appl. Phys., vol. 46, no. 12, pp. 5247-5254, 1975.
14.
F. V. Farmakis, J. B. G. Kamarinos, C. T. Angelis, C. A. Dimitriadis and M. Myasaka, "On-current modeling of large-grain polycrystalline silicon thin-film transistors", IEEE Trans. Electron Devices, vol. 48, pp. 701-706, Apr. 2001.
Contact IEEE to Subscribe

References

References is not available for this document.