Loading [MathJax]/extensions/MathMenu.js
A digital architecture for support vector machines: theory, algorithm, and FPGA implementation | IEEE Journals & Magazine | IEEE Xplore

A digital architecture for support vector machines: theory, algorithm, and FPGA implementation


Abstract:

In this paper, we propose a digital architecture for support vector machine (SVM) learning and discuss its implementation on a field programmable gate array (FPGA). We an...Show More

Abstract:

In this paper, we propose a digital architecture for support vector machine (SVM) learning and discuss its implementation on a field programmable gate array (FPGA). We analyze briefly the quantization effects on the performance of the SVM in classification problems to show its robustness, in the feedforward phase, respect to fixed-point math implementations; then, we address the problem of SVM learning. The architecture described here makes use of a new algorithm for SVM learning which is less sensitive to quantization errors respect to the solution appeared so far in the literature. The algorithm is composed of two parts: the first one exploits a recurrent network for finding the parameters of the SVM; the second one uses a bisection process for computing the threshold. The architecture implementing the algorithm is described in detail and mapped on a real current-generation FPGA (Xilinx Virtex II). Its effectiveness is then tested on a channel equalization problem, where real-time performances are of paramount importance.
Published in: IEEE Transactions on Neural Networks ( Volume: 14, Issue: 5, September 2003)
Page(s): 993 - 1009
Date of Publication: 30 September 2003

ISSN Information:

PubMed ID: 18244555
No metrics found for this document.

I. Introduction

The hardware implementation of neural networks has recently attracted new interest from the neurocomputing community despite the skepticism generated by the devices of the first generation, which appeared during the 1980s (see, for example, [1] for a survey of these solutions). Nowadays, two research areas can be easily identified: the first one focuses on biological inspired devices and builds on Mead's seminal work [2]. In this case, the physical behavior of microelectronic devices is exploited to realize complex information processing with very low requirements in terms of area and power consumption [3].

Usage
Select a Year
2025

View as

Total usage sinceJan 2011:3,086
0246810JanFebMarAprMayJunJulAugSepOctNovDec280000000000
Year Total:10
Data is updated monthly. Usage includes PDF downloads and HTML views.
Contact IEEE to Subscribe

References

References is not available for this document.