Abstract:
A systematic approach to predict semiconductor degradation effects using reliability simulation is described. The DC degradation monitor is first extracted during transie...Show MoreMetadata
Abstract:
A systematic approach to predict semiconductor degradation effects using reliability simulation is described. The DC degradation monitor is first extracted during transient circuit simulation. An AC degradation factor is then used to determine circuit performance degradation. By using these techniques on the design of CMOS components, proper long-term reliability can be achieved for high-speed circuits. Experimental results on digital circuits using an industrial submicrometer technology demonstrate the effectiveness of this approach in reliable VLSI circuit design. Results on two-input NAND gates, DRAM precharging circuit, and SRAM control circuits are presented.<>
Published in: IEEE Journal of Solid-State Circuits ( Volume: 27, Issue: 3, March 1992)
DOI: 10.1109/4.121545
References is not available for this document.
Select All
1.
M. Griffin, "An 11-million-transistor digital neural network execution engine", ISSCC Dig. Tech. Papers, 1991-Feb.
3.
J. Schutz, "A 100 MHZ CMOS microprocessor", ISSCC Dig. Tech. Papers, 1991-Feb.
4.
Grand challenges: High performance computing and communications the FY 1992 U.S. Research and Development Program, Washington, D.C.:National Science Foundation, 1991.
5.
E. A. Irland, "Assuring quality and reliability of complex electronic systems: Hardware and software", Proc. IEEE, vol. 76, no. 1, pp. 5-18, Jan. 1988.
6.
C. Hu, "Hot-electron-induced MOSFET degradation—Model monitor and improvement", IEEE Trans. Electron Devices, vol. ED-32, no. 2, pp. 375-385, Feb. 1985.
7.
C. Sodini and P. K. Ko, "The effect of high fields on MOS device and circuit performance", IEEE Trans. Electron Devices, vol. ED-31, no. 10, pp. 1386-1393, Oct. 1984.
8.
W. Weber, C. Werner and A. V. Schwerin, "Lifetimes and substrate currents in static and dynamic hot-carrier degradation", IEDM Tech. Dig., pp. 390-393, 1986-Dec.
9.
P. Heremans, R. Bellens, G. Groeseneken and H. E. Maes, "Consistent model for the hot-carrier degradation in n-channel and p-channel MOSFETs", IEEE Trans. Electron Devices, vol. 35, no. 12, pp. 2194-2208, Dec. 1988.
10.
J. R. Black, "Electromigration—A brief survey and some recent results", IEEE Trans. Electron Devices, vol. ED-16, no. 4, pp. 338-347, Apr. 1969.
11.
B. J. Root and T. Turner, "Wafer level electromigration tests for production monitoring", Proc. IEEE Int. Reliability Phys. Symp., pp. 100-107, 1985-Mar.
12.
J. J. Sanchez, K. Hsueh and T. A. DeMassa, "Drain-engineered hot-electron-resistance device structures: A review", IEEE Trans. Electron Devices, vol. 36, no. 6, pp. 1125-1132, June 1989.
13.
P. A. Gargini, C. Tseng and M. H. Woods, "Elimination of silicon electromigration in contacts by the use of an interposed barrier metal", Proc. IEEE Int. Reliability Phys. Symp., pp. 66-71, 1982-Apr.
14.
K. Hinode and Y. Homma, "Improvement of electromigration resistance of layered aluminium conductors", Proc. IEEE Int. Reliability Phys. Symp., pp. 25-30, 1990-Apr.
15.
J. E. Hall, D. E. Hocevar, P. Yang and M. J. McGraw, "SPIDER-A CAD system for modeling VLSI metallization patterns", IEEE Trans. Computer-Aided Design, vol. CAD-6, no. 6, pp. 1023-1030, Nov. 1987.
16.
S. Aur, D. E. Hocevar and P. Yang, "HOTRON—A circuit hot electron effect simulator", Proc. IEEE Int. Conf. Computer-Aided Design, pp. 256-259, 1987-Nov.
17.
Y. Leblebici, S. M. Kang, C. T. Sah and T. Nishida, "Modeling and simulation of hot electron effects for VLSI reliability", Proc. IEEE Int. Conf. Computer-Aided Design, pp. 252-255, 1987-Nov.
18.
P. M. Lee, M. M. Kuo, K. Seki, P. K. Ko and C. Hu, "Circuit aging simulator (CAS)", IEDM Tech. Dig., pp. 134-137, 1988-Dec.
19.
B. J. Sheu, W.-J. Hsu and B. W. Lee, "An integrated-circuit reliability simulator—RELY", IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 473-478, Apr. 1989.
20.
C. Hu, "Reliability issues of MOS and bipolar ICs", Proc. IEEE Int. Conf. Computer Design, pp. 438-441, 1989-Oct.
21.
D. F. Frost, K. F. Poole and D A. Haeussler, "RELIANT: A reliability analysis tool for VLSI interconnects", IEEE J. Solid-State Circuits, vol. 24, no. 2, pp. 458-462, Apr. 1989.
22.
F. Najm, I. Hajj and P. Yang, "Electromigration median time-to-failure based on a stochastic current waveform", Proc. IEEE Int. Conf. Computer Design, pp. 2-4, 1989-Oct.
23.
S. Devadas, K. Keutzer and J. White, "Estimation of power dissipation in CMOS combinational circuits", Proc. IEEE Custom Integrated Circuits Conf., pp. 19.7.1-4, 1990-May.
24.
W. J. Hsu, Design and reliability simulation of VLSI computing circuits, Sept. 1991.
25.
S. Aur, "Kinetics of hot carrier effects for circuit simulation", Proc. IEEE Int. Reliability Phys. Symp., pp. 88-91, 1989-Apr.
26.
W. Weber, C. Werner and G. Dorda, "Degradation of n-MOS-transistors after pulsed stress", IEEE Electron Device Lett., vol. EDL-5, no. 12, pp. 518-520, Dec. 1984.
27.
T. Horiuchi, H. Mikoshiba, K. Nakamura and K. Hamano, "A simple method to evaluate device lifetime due to hot-carrier effect under dynamic stress", IEEE Electron Device Lett., vol. 7, no. 6, pp. 337-339, June 1986.
28.
K.-L. Chen, S. Sailer and R. Shah, "The case of AC stress in the hot-carrier effect", IEEE Trans. Electron Devices, vol. ED-33, no. 3, pp. 424-425, Mar. 1986.
29.
R. Bellens, P. Heremans, G. Groeseneken and H. E. Maes, "Analysis of mechanisms for the enhanced degradation during AC hot carrier stress of MOSFETs", IEDM Tech. Dig., pp. 212-215, 1988-Dec.
30.
J. Y. Choi, P. K. Ko and C. Hu, "Hot-carrier-induced MOSFET degradation under AC stress", IEEE Electron Device Lett., vol. EDL-8, no. 8, pp. 333-335, Aug. 1987.
