Loading [MathJax]/extensions/MathMenu.js
Gated-diode study of corner and peripheral leakage current in high-energy neutron irradiated silicon p-n junctions | IEEE Journals & Magazine | IEEE Xplore

Gated-diode study of corner and peripheral leakage current in high-energy neutron irradiated silicon p-n junctions


Abstract:

It will be shown that an analysis of gated-diode (GD) structures enables to investigate the radiation damage in different parts of p-n junctions in a CMOS technology. Thi...Show More

Abstract:

It will be shown that an analysis of gated-diode (GD) structures enables to investigate the radiation damage in different parts of p-n junctions in a CMOS technology. This is important as the peripheral, especially corner, p-n junction leakage at reverse voltage sets the leakage and power consumption of state-of-the-art integrated circuits (ICs) and the DRAM retention time. One GD enables to extract the radiation-induced peripheral leakage-current defined by the isolation surrounding the active p-n junction, while two GDs with different dimensions-the corner leakage. The method is applied to junctions fabricated in different silicon substrate types and irradiated by 1-MeV equivalent neutrons with fluence (/spl Phi/) ranging from 5/spl times/10/sup 11/ to 5/spl times/10/sup 13/ n/cm/sup 2/. While for low to moderate /spl Phi/ the significance of the peripheral leakage-current decreases, a rebound occurs for the higher /spl Phi/ investigated due to the increase of the bulk peripheral leakage and of the corner component.
Published in: IEEE Transactions on Nuclear Science ( Volume: 50, Issue: 2, April 2003)
Page(s): 278 - 287
Date of Publication: 30 April 2003

ISSN Information:


I. Introduction

Since its introduction [1], a gated diode (GD) has proven successful in the separation of different contributions to the leakage current of a p-n junction. The GD structure enables to separate the planar (area) leakage component, which source is the bulk region of the diode, from the component generated at the interface. In this way, a simultaneous assessment of the substrate (i.e., bulk, volume) and surface generation or recombination parameters is achieved, which is vital information for the operation of most silicon devices.

References

References is not available for this document.