Loading [MathJax]/extensions/MathMenu.js
Haoyun Jiang - IEEE Xplore Author Profile

Showing 1-19 of 19 results

Results

The first Ka-band DTX-based bit-to-RF multi-beam transmitter array is demonstrated in this work. The DTX IC features a prototype digital outphasing architecture with a 4x frequency multiplication scheme and a piecewise varactor array (PVA) linearization technique. Further, a compact wideband ADPLL with 24-bit phase shifting is integrated, eliminating the high-frequency LO distribution and improvin...Show More
This paper presents a 2.85-mm2 0.4-6 GHz RF transceiver in 40-nm CMOS for low-cost and low-power IoT micro-hub applications. A single-path receiver (RX), an all-digital phase-locked loop (ADPLL), and a digital transmitter (DTX) (including a digital power amplifier, DPA) are integrated. In the RX, to reduce the chip area and power consumption, an inductor-less capacitive-feedforward wideband LNA an...Show More
A 24 GHz self-calibrated all-digital frequency-modulated continuous-wave (FMCW) synthesizer is presented in this article. A multi-bank digitally controlled oscillator (DCO) is employed to provide adequate frequency tuning range and high frequency resolution. A full background self-calibration scheme is proposed to linearize the DCO tuning curve for highly linear and fast chirp generation. An overl...Show More
With the development of wireless communication and Internet-of-Things (IoT), many new communication protocol standards have emerged. IoT micro-hub, which acts as the bridge between ubiquitously deployed IoT terminals and the Internet, is becoming a critical part of IoT [1]. RF transceivers for IoT micro-hub applications are now facing several technical challenges. Firstly, they should be highly re...Show More
Frequency synthesizers are critical for millimeter-wave (mm-wave) frequency-modulated continuous-wave (FMCW) radars. Large-chirp-bandwidth (BWchirp) sawtooth waveforms are required to be synthesized with fast slope and high-frequency linearity for accurate detection of targets or high-quality imaging. Fractional-N phase-locked loops (PLLs) with a two-point-modulation (TPM) scheme are widely used t...Show More
A 12-bit 0.5–2.4-GHz parasitic-insensitive digital-to-phase converter (DPC) with high linearity is presented in this letter. A modified parasitic-insensitive charge-based (PICB) phase interpolator (PI) is proposed to avoid linearity degradation caused by parasitic effect. A novel PI cell with separated clock selecting logic is implemented to solve charge leakage and overcharging problem. The DPC i...Show More
A novel all-digital phase-locked loop (ADPLL) for fast and high-linear FMCW signal generation is presented in this paper. Fast chirp slope is enabled by two-point modulation (TPM) technique and ramp linearity distortion induced by digitally- controlled oscillator (DCO) is suppressed by wide loop bandwidth. A calibration-free retiming fractional frequency dividing (FFD) scheme based on digital phas...Show More
Ultra-low-power circuits that can work under a low-voltage supply are in great demand in future wearable biomedical applications, which tend to be integrated with low-output-voltage energy harvesting devices. In this paper, we present a low-voltage low-power continuous-time low-pass filter (CT-LPF), which is indispensable in biomedical systems. When a low-voltage supply is used, it is necessary to...Show More
A 12-GHz all-digital calibration-free frequency-modulated continuous-wave (FMCW) signal generator is presented in this paper based on a retiming fractional frequency divider (FFD). Instead of modulating a multi-modulus divider (MMD) by a ΔΣ modulator, a fractional divider is utilized to release the narrow loop bandwidth limitation and achieve better phase noise without active noise cancellation te...Show More
This paper presents a CMOS fully-integrated temperature sensor based on a relaxation oscillator for IoT applications. To reduce power consumption, this sensor utilizes the half-period pre-charge compensation relaxation oscillator and uses a time-to-digital convertor (TDC) instead of analog-to-digital convertor (ADC) to count. Besides, the current distribution circuit is employed to improve tempera...Show More
In this paper, a low power 0.4-1 GHz receiver front-end (RX-FE) with an enhanced third-order-harmonic-rejecting series N-path filter (3rd-HRSNPF) is proposed. The 3rd-HRSNPF provides sufficient third order harmonic rejection (HR3) to eliminate the harmonic rejection mixer (HRM). The receiver front-end has been implemented in a 40 nm CMOS technology. Simulation results show that it achieves a HR3 o...Show More
This paper presents a fractional-N all digital phase locked loop (ADPLL) using a retiming high linear digital phase interpolator (DPI), which is free from pre- and background-calibration. The DPI utilizes a charge-sharing effect insensitive charge-based structure to improve the linearity. Designed in a 40-nm CMOS technology, the proposed DPI achieves 9-bit resolution, 0.3ps integral nonlinearity (...Show More
This paper presents an 8-bit calibration-free LO-path phase shifter (PS) for large scale 28 GHz phased-array transceiver. To overcome the nonlinearity of a vector-summing PS, two 8-bit digitally-controlled variable gain amplifier are utilized to generate high linearity amplitude modulation. Three transformers cooperating with a parallel resonator are developed to sum the I/Q signal as well as prov...Show More
In wearable biomedical applications, a constant dc common-mode (CM) voltage of low-pass filters (LPFs) is needed to boost the dynamic range when low supply voltage is used for high power efficiency. Traditional source-follower based LPFs consume very low power but introduce a CM voltage difference between input and output. This paper presents an ultra-low-power LPF, which features a source-followe...Show More
A 12-bit 2.5GHz digital-to-time converter (DTC) for high resolution and high linearity applications is presented in this paper. The DTC is segmented into a 4-bit coarse stage and an 8-bit fine stage. The proposed fine stage utilizes parasitic-insensitive charge-based (PICB) phase interpolator (PI) with significant improvement in linearity. The PICB PI outputs 50% duty cycle differential clock and ...Show More
This paper presents a low power SAW-less 2.4-GHz receiver for short-range communications. To ensure sufficient out-of-band (OOB) linearity for SoC existence, a LC matched series N-path filter based receiver topology is proposed. The radio frequency input is followed by the LC matched series N-path filter, which provides sufficient ultimate rejection when consuming less power than conventional N-pa...Show More
This paper proposes a 2.4 GHz ultra-low power pseudo-backscatter modulator with an integrated directional coupler for wireless sensor network applications. In order to improve the performance of backscatter modulator for multilevel modulation, an integrated directional coupler is employed to isolate the radio frequency carrier wave from the modulated signal. As a result, the carrier wave can be mo...Show More
This paper presents a digital phase noise cancelling scheme for ring oscillator (RO)-based fractional-N ADPLL, which can suppress both in-band and out-of-band phase noise of RO. The scheme adopts a high-resolution time-to-digital convertor (TDC) to sample the rising edge timing errors between RO output and the reference signal (REF) and a matched digital-to-time convertor (DTC) to compensate these...Show More
This paper presents a MICS/ISM band receiver for ultra-low-power applications with a passive RF front-end. A shunt passive mixer along with low input capacitance amplifiers is introduced to decrease the large load capacitor and minimize power consumption of the Local Oscillator (LO) buffers without significant noise figure (NF) degradation. Measurement results show that the receiver consumes 89 μW...Show More