FPGA accelerated analysis of Boolean gene regulatory networks

Matteo Manica¹,²*, Raphael Polig¹*, Mitra Purandare¹,²*,†, Roland Mathis¹, Christoph Hagleitner¹ and María Rodríguez Martínez¹

¹ IBM Research Zürich, ² ETH Zürich, * Shared first authorship, † Corresponding author

Abstract—Boolean models are a powerful abstraction for qualitative modeling of gene regulatory networks. With the recent availability of advanced high-throughput technologies, Boolean models have increasingly grown in size and complexity, posing a challenge for existing software simulation tools that have not scaled at the same speed.

Field Programmable Gate Arrays (FPGAs) are powerful reconfigurable integrated circuits that can offer massive performance improvements. Due to their highly parallel nature, FPGAs are well suited to simulate complex molecular networks. We present here a new simulation framework for Boolean models, which first converts the model to Verilog, a standardized hardware description language, and then connects it to an execution core that runs on an FPGA coherently attached to a POWER8 processor. We report an order of magnitude speedup over runs on an FPGA coherently attached to a POWER8 processor. We report an order of magnitude speedup over runs on an FPGA coherently attached to a POWER8 processor.

I. INTRODUCTION

Genes do not work in isolation, but exert their function in complex and tightly connected gene regulatory networks (GRNs) [1]. At the very basis, understanding complex diseases amounts to unravelling normal and dysregulated behavior of GRNs. However, due to their complexity and the lack of quantitative knowledge about most kinetic parameters governing molecular interactions, an exact analysis of GRNs is in most cases not possible.

Boolean models [2] [3] are an attractive alternative approach for the study of GRNs that are consistently used in the systems biology community [4] [5] [6] [7] [8] [9] [10] [11] [12]. Boolean models provide a qualitative description of a GRN, where chemical species concentrations or activities are represented using a finite set of discrete values. In a Boolean model, a node corresponds to a species, e.g. a gene, and an edge represents an interaction between species. In its simplest form, a gene can be ON (1) or OFF (0), and its interactions with other genes are defined by means of a Boolean function of its immediate parent nodes in the GRN. Time is represented by discrete steps, after which the Boolean functions are evaluated following an update scheme and the new values are assigned to their corresponding genes [13]. Various update schemes can be adopted. In the synchronous scheme [14], all genes are simultaneously evaluated and updated, resulting in a fully deterministic and computationally tractable system, although often biologically unrealistic. An asynchronous scheme [15] takes in account time diversity associated with the different reaction rates of biological systems by updating variables in a non-synchronous order. Multiple asynchronous update schemes are possible, e.g. deterministic asynchronous, stochastic asynchronous, random asynchronous, etc. [16]. We focus on a random asynchronous update scheme in which a gene is chosen randomly and updated to its next value. The asynchronous scheme provides a stochastic, and hence more realistic, description of a GRN, although at the price of greatly increasing the computational complexity and execution time of the model. In addition, as the model is stochastic, it has to be run multiple times in order to resolve the mean dynamical behavior, resulting often in prohibitively long simulation times.

Although a Boolean model cannot provide the level of detailed information that an experimentally well-characterized ordinary differential equation system can achieve, it can produce a qualitative description of the most salient features of a dynamical system. For instance, Boolean models can be used to identify steady states, cyclic states or attractors – cycles of states A such that no trajectory entering A can leave A, see for instance [17] [18] [19]. Attractors, in particular, can provide valuable information about the observed phenotypes and underlying mechanisms associated with complex diseases, such as cancer [20]. However, the problem of finding attractors is characterized by a high computational complexity, which steeply increases with the number of network nodes. Furthermore, the number and the size of the attractors of a system changes dramatically with the update scheme [21]. Some types of attractors, such as self-loops and simple loops, are common to both update schemes and hence can be computed using the less expensive synchronous update scheme. However, in the most general case, the characterization of the attractors landscape of a model requires asynchronous updates, resulting in high complexity in
the number of states forming the attractor, as well as lengthy transitory states leading to an attractor [13].

The computational problem of finding all the attractors in a Boolean model is extremely hard. Even the simpler problem of finding the steady states in a Boolean model is NP-hard [22, 23], indicating that it is not possible to efficiently, i.e. in polynomial time, find all attractors in the analysed system. Some of our co-authors [16] have proposed a fast and scalable solution using FPGAs to simulate Boolean models. The framework supports synchronous and asynchronous updates. The approach scales efficiently, showing a significant speedup compared with BoolNet [24], a popular R package for the construction and analysis of Boolean networks. In this paper, we extend our FPGA simulator to detection of attractors leveraging the highly parallel nature and ever increasing capacity of FPGAs for attractor detection.

Our accelerator is seamlessly integrated with a POWER8 processor, greatly increasing the usability of the proposed framework. We demonstrate the performance of our accelerator using six state-of-the-art Boolean models from the literature, including models for T-cell large granular lymphocyte leukemia [25], castration resistant prostate cancer [7], signaling pathways involved in cancer [8], colon cancer [5], Fanconi anemia and breast cancer [26], and the MAPK pathway [9]. First, using the 3 largest models, we compare the runtime performance of our framework with a multi-threaded implementation of two commonly used software tools, namely BoolNet [24] and BooleanNet [27], both running on a POWER8 processor, and with an existing accelerator proposed by Miskov-Zivanov et al. [28]. Our solution demonstrates an order of magnitude speedup over BoolNet, which already runs significantly faster than BooleanNet, and exhibits better performance than the Miskov-Zivanov accelerator. Second, we include an analysis of the dynamic behavior of some key signaling pathways in the large granular lymphocyte leukemia (T-LGL) model [25]. Lastly, we apply our framework to attractor analysis in all the six models considered. Our accelerator reaches a speedup of one to three orders of magnitude over BoolNet and demonstrates consistent advantages when compared to symbolic approaches for attractor detection [29, 30].

II. RELATED WORK

Simulators like BooleanNet [27] and BoolNet [24] analyze Boolean GRNs. However, simulations on conventional computers, especially, using asynchronous updates, usually result in prohibitively long execution times due to the intrinsic disparity between the sequential steps executed by a microprocessor program and the highly parallel nature of biological systems [51]. Stochastic simulators have also been proposed. For instance, MaBoSS [32] simulates individual time trajectories using a Monte-Carlo kinetic algorithm (or Gillespie algorithm) and provides a generalization of the asynchronous Boolean dynamical rules. Similarly to conventional simulators, stochastic simulators suffer from long execution times.

Most common methods to compute attractors start with randomly selected initial states and perform exhaustive searches of the state space of a network. However, the time complexity of these methods grows exponentially with the number of nodes in the network, and hence, techniques to alleviate the complexity of the state space are needed. For instance, the entire network state space can be appropriately broken down into selected subspaces that can be exhaustively searched [33]. However, this approach is not scalable and it is currently limited to networks of up to 150 nodes. Network reduction techniques that conserve the fixed points and complex attractors of asynchronous Boolean models have also been developed [34]. In a different approach, a systematic removal of state transitions renders the state transition graph acyclic and transforms all attractors into fixed points that can be enumerated with little effort [21]. A mathematical model of a pruned portion of the state space, followed by a randomized traversal method to extract the steady states in the remaining state space, has also been proposed to increase speed and scalability [35]. Finally, variants of the Gillespie algorithm have also been used to compute probability estimates of attractor reachability in asynchronous dynamics [36].

When approximate solutions are not desirable, symbolic approaches can be efficient as they do not perform explicit traversal of the state space. Reduced ordered binary decision diagrams (ROBDDs) use directed acyclic graphs to represent large Boolean functions in a space-efficient manner, and are computationally suitable for complex Boolean operations, e.g. logical AND, OR, etc., and set operations, e.g. union, intersection, etc., Some of the tools that use ROBDDs are geneFAlt [37] and boolSim/gemYsis [29]. A decomposition method based on strongly connected components is proposed in [38]. However, binary decision diagrams (BDDs) have generally unpredictable memory requirements. Satisfiability solvers, usually more scalable than BDDs, are also popular in attractor computation [39, 40]. But with increasing number of genes and length of Boolean rule unwinding, these approaches become inefficient. Analysis of Networks through TEmporal-LOGic sPEcifications (Antelope) uses model checkers, a collection of techniques for automatically verifying properties of discrete systems, and for analyzing and constructing Boolean GRNs [41]. Unlike simulators, model checkers can prove properties of a set of infinitely many paths. In addition, they can handle new, unforeseen properties by simply adding temporal-logic formulas, while simulators require the incorporation of such properties in their program code. Despite these properties, one common disadvantage of symbolic approaches with respect to explicit approaches is that attractors are available only at the very end of the computation, which can take a
prohibitively long time and possibly, large memory.

While explicit approaches are not scalable, they present results as and when available. A practical solution is to accelerate them using highly parallel Field programmable Gate Arrays (FPGAs). A handful of hardware accelerated biological network simulators have been proposed in the past. A mix of digital and large-signal analog computation has been proposed for the simulation of gene regulatory networks [42]. It is reported to simulate networks of up to 20 nodes. FPGA-accelerated attractor computation of scale-free gene regulatory networks is proposed in [43, 44, 45]. Some [46, 47] implement variants of Gillespie’s stochastic simulation algorithm on FPGAs. They have demonstrated the suitability of FPGA technology for the simulation of variants of the Gillespie algorithm, achieving a performance 20 times faster than a competing general purpose CPU. An FPGA-based accelerator framework for Boolean models has been demonstrated by Miskovic-Zivanov et al. [47, 28]. While this framework supports asynchronous simulation, it does not perform attractor analysis. Also, the framework is not fully integrated with the host system, limiting its accessibility by the user software. For instance, buttons are used to manually start and stop the simulation on the FPGA, and the state of the network is displayed using 7-segment LED displays. This prohibits any further analysis of computed results. More recently, da Silva et al. [48] presented an integrated acceleration framework for synchronous GRNs using a tightly coupled architecture on an Intel Xeon processor and an Intel Stratix V FPGA. It provides up to two orders of magnitude speedup over a parallel OpenMP implementation.

Input GRN model format: The tools for simulation and analysis of Boolean GRNs unfortunately do not agree on a common input format. This has been a main hindrance to comparing our work to others. The SAT-based tool from Dubrova et al. [39] accepts the models in Berkeley Logic Interchange Format (BLIF), which is specific to the field of electronic design automation. Boolnet and Boolaemt do not agree on the input model format as well. There are ongoing efforts towards standardization using a common model representation format such as SBML-qual [49].

Our work presents an FPGA-accelerated framework for the simulation and analysis of Boolean networks that can also identify synchronous attractors. Our proposed approach is seamlessly integrated with a POWER8 processor, which greatly increases its usability and integration capabilities with other software tools.

III. METHODS

This section describes our accelerator framework detailing its architecture and system integration.

Host processor and FPGA integration: The host is an IBM POWER8-based server system with the ability to coherently connect an FPGA via the coherent accelerator processor interface (CAPI). This enables the FPGA to act as a part of a software process and access virtual memory locations just like a regular processor core. Also, it allows the FPGA to access the system’s main memory that has been allocated by the software process owning the accelerator. The proposed solution allows a seamless integration of the FPGA and the host processor. Fig. 1 provides an overview of the overall system architecture.

---

**Input arguments:** The end-user is required to provide six arguments: i) a Boolean model definition; ii) an update order, i.e. synchronous or asynchronous update; iii) a number of simulation repetitions if an asynchronous update scheme is selected; iv) the list of start states to analyze; v) the number of time steps to simulate, and vi) a flag indicating whether to perform attractor analysis.

**Detailed hardware acceleration process:** Once the arguments are received, our framework performs the following steps. First, the host converts the Boolean model into a hardware description language (HDL) model. Verilog is the chosen HDL. Second, the host creates a bit stream and configures the FPGA card for the computation. Afterwards, the simulation parameters are transferred from the host to the FPGA. The simulation is then started on the FPGA using the chosen update strategy and the given start states. Optionally, if enabled, the FPGA checks for attractors. As soon as the results are processed the FPGA reports them to the host. Once the results are in the host, they can be either displayed via a graphical user interface or written on disk for further analysis.

**Execution core:** As depicted in Fig. 1, we have put two types of modules on the FPGA, namely, the core module and the communicating module (to-and-from host). The core module contains the Boolean model and is responsible for simulation and analysis. The remaining modules for POWER8 service layer, PSL-to-AXI etc. form the communicating module. Fig. 2 illustrates the top-level of the core with its main components. The Boolean model is embedded in the Boolean Model Circuit (BMC). In addition, the execution core
contains all the necessary components to perform simulations of the Boolean model and further analyze the results. The core receives a *start* signal together with a set of arguments listed before. The implemented computational core is capable of performing synchronous or asynchronous simulations of the Boolean model and can detect simple attractors for synchronous updates. The random enable generator block (bottom left part of Fig. 2) takes care of selecting the node update order accordingly.

In the asynchronous mode, a simulation is run for a given number of time steps for all the start states provided by the user, i.e. for all the start states, the simulations are repeated for a user-specified number of times. The core captures the states reached in the multiple simulation iterations.

**Synchronous attractor computation:** In the synchronous mode, the execution core can also perform an exhaustive search for attractors. The attractor detection module stores all visited states during a simulation in a local time series memory block. Before the current state is added to the list, the core checks if the state is present in the time series list. If the state is not present, it is added to the list. Otherwise, the simulation stops and the attractor states are copied to a local attractor list memory block. To identify the attractors, pointers to the start state of an attractor are stored in a third memory block. The core then moves on to the next initial state supplied to it.

In the current implementation, the attractor module is disabled for asynchronous updates. If the attractor module is activated for asynchronous updates, simulations must continue even if a state is visited more than once. In this case, the attractor module will detect all the cycles. Additional checks/computations are needed to find attractors arising from the detected cycles.

**Reporting asynchronous simulation results:** Due to the deterministic nature of synchronous updates, a state of a Boolean model has only one successor state. For a given input, the value of a particular output at a particular time step remains the same across all simulation repetitions. Hence, it is feasible to report all the states reached during simulation to the host/software.

This is not the case for asynchronous updates. For a fixed input and two simulation repetitions, the generated sequences of random permutations/updates is potentially different. Different sequences of update orders most likely result in different outputs. Hence, outputs at the same time step can be different for different simulation iterations. We present the results of such simulations in a meaningful manner. The collector module records how often a particular node is active at a given time step. For all the nodes and all the time steps, the fraction of simulations in which the gene node is activated (node set to ON) at that time step is computed. The fraction of simulations is then divided by the total number of simulation repetitions. This gives us the *activation frequency* of each node at each time step.

**IV. RESULTS**

The performance of our accelerator framework is evaluated on six published models with varied number of nodes and complexity: i) T-LGL, a Boolean model proposed in [25] for T-cell large granular lymphocyte leukemia (model version from the set of examples that are provided with BooleanNet); ii) CRPC, a model by Hu et. al [7] that includes relevant pathways for castration-resistant prostate cancer; iii) Fumia, a model that incorporates the main signaling pathways in cancer [8]; iv) CAC, a model for the development of colitis-associated colon cancer that integrates the extracellular environment and intracellular signalling pathways [5]; v) FA-BRCA, a Boolean model of Fanconi Anemia/Breast Cancer (FA/BRCA) pathway [26]; and vi) MAPK, a comprehensive model of MAPK pathway [9].

A. Asynchronous simulation

**Runtime analysis:** Software simulations of BoolNet and BooleanNet constitute the baseline and are performed on the same POWER8-based server node that hosts the FPGA accelerator. The server has 20 physical cores running at 2.29 GHz and a total of 512 GB DDR3 RAM. The simulations are run using the BooleanNet Python package and the BoolNet R package. The benchmarks processed all simulation jobs with 20 worker threads simultaneously to fully utilize the server node.

Our framework uses the Xilinx Kintex UltraScale KU060 FPGA and the target frequency is 250 MHz. The measurements include the time for transferring the parameters to the FPGA and transferring the results from the FPGA to the main memory. Only one software thread has been used to perform the memory management and control for the FPGA.

We ran our accelerator for asynchronous simulations on the following models: T-LGL, CRPC and Fumia. Table I summarizes the results for each model. The first two columns list the number of inputs and outputs. All possible input combinations are generated as individual simulation jobs. These are listed in the third column labelled #sim. in Table I. Each job is then simulated by BooleanNet, BoolNet, and the FPGA. The next three...
columns report the runtimes of each of these tools. Only for the CRPC model the number of simulations has been limited due to the long runtime. Each simulation job has been simulated in asynchronous mode on the models for 100 time steps and repeated 100 times. The last three columns report time taken by BooleanNet, BoolNet, and the FPGA for a single simulation, i.e. runtime divided by the number of simulations.

<table>
<thead>
<tr>
<th>Model</th>
<th># input</th>
<th># output</th>
<th># sim.</th>
<th>Time B1</th>
<th>Time B2</th>
<th>Time FPGA</th>
<th>Time B1</th>
<th>Time B2</th>
<th>Time FPGA</th>
</tr>
</thead>
<tbody>
<tr>
<td>T-LGL</td>
<td>6</td>
<td>47</td>
<td>10</td>
<td>0.018s</td>
<td>0.08s</td>
<td>0.12s</td>
<td>3.9s</td>
<td>0.044s</td>
<td>0.003s</td>
</tr>
<tr>
<td>CRPC</td>
<td>22</td>
<td>69</td>
<td>64</td>
<td>0.044s</td>
<td>0.12s</td>
<td>0.03s</td>
<td>3.78s</td>
<td>0.12s</td>
<td>0.003s</td>
</tr>
<tr>
<td>Fumia</td>
<td>6</td>
<td>92</td>
<td>64</td>
<td>7897.7s</td>
<td>3.35s</td>
<td>0.30s</td>
<td>72.3s</td>
<td>0.044s</td>
<td>0.004s</td>
</tr>
</tbody>
</table>

TABLE I: Asynchronous simulation benchmark. Summary of the total execution times for evaluated models: T-LGL, CRPC and Fumia. The total running times of 100 repetitions with 100 time steps each in the asynchronous mode are reported.

Compared to BooleanNet and BoolNet, the FPGA accelerator exhibits a speedup of 750.8x and 7.3x respectively for the T-LGL model. For the CRPC model, it takes a prohibitively long time to generate all inputs in case of software simulations and hence, the number of simulations is limited to 64. While BooleanNet apparently struggles to simulate the CRPC model, the runtime of BoolNet is dominated by the number of simulations. In this case the speedup obtained is 2523.9x compared to BooleanNet and 15.2x compared to BoolNet. For the Fumia model, the FPGA accelerator demonstrates a speedup of 26,319x and 11.7x over BooleanNet and BoolNet, respectively.

Comparison with Miskov-Zivanov et al. [28]. The FPGA framework presented in Miskov-Zivanov et al. [28] reports an asynchronous simulation time of 0.019s on the T-LGL model for 200 repeats and 15 time steps. These experiments have been conducted on a standalone FPGA board at 50 MHz. Adjusting this number for 100 time steps, 100 iterations, and a frequency of 250 MHz, such a simulation would take 0.012s. This is 68% slower than the asynchronous simulations performed by the presented architecture, where the deteriorated performance is mainly due to the generation of the random update order. Specifically, the slow speed arises from its reliance on the random order generated by the linear-feedback shift register (LFSR). Note that the LFSRs also lead to a non-deterministic runtime of the architecture.

Dynamic behavior analysis of T-LGL: Analysis of the dynamic behavior of the T-LGL leukemia network using asynchronous simulations identified a diverging dynamics associated with the apoptosis, i.e. programmed cell death, output node [50]. Namely, when the node is ON, a single steady state associated with apoptosis is found. Conversely, when the node is stabilized at OFF, two additional fixed points for which the cells escape apoptosis are found. This criterion can be used to group steady state behavior into the T-LGL leukemia class (diseased state) and into the apoptosis attractor class (normal state), showing the importance of describing accurately network dynamics.

We compute the activation frequencies of all the nodes in the T-LGL model and study model dynamics and the reached steady states. Activation frequencies for representative nodes, e.g. apoptosis node and BID (BH3 Interacting Domain Death Agonist) node, whose over-expression was predicted to lead to apoptosis in T-LGL cells [50], are shown in Fig. 3. It is evident from the figure that low number of repetitions (<1000) results in curves that are not smooth, rendering difficulties in the accurate prediction of the biological properties of the system. As the number of repetitions is increased, the curves become smoother and more consistent with the biological expected behavior.
different repetitions numbers converge to smooth curves around 1000 repetitions. The curves for the apoptosis node illustrate how the estimates change their evolution over the time steps; fewer repetitions underestimate the steepness, while higher numbers of repetitions capture the dynamics of the system in a more consistent fashion. For the node BID, the curves estimated from the higher number of repetitions show the presence of a maximum around timestep 20. However, this maximum is not correctly estimated at lower number of repetitions. This example shows that an efficient simulator performing high number of repetitions with low runtime helps to better capture the dynamics of a biological system.

### B. Attractor analysis

For attractor analysis, we excluded BooleanNet from the benchmark given its poor performance. BoolNet does not perform exhaustive attractor analysis if the number of nodes in the model is greater than 29, and all models considered in the benchmark exceed this limit. Hence, we selected a limited set of initial states and we have set the method for finding attractors to *chosen*, an option that allows us to guide the attractor analysis and to ensure a fair comparison with our framework.

Attractor search is performed by running multiple synchronous simulations using different initial states. This reduces the attractor search space only to simple attractors, but since we are interested in comparing runtime performances, it does not constitute a limitation for us. The time to generate the start states is excluded from timing measurements. The number of start states has been selected such that the runtime for a specific model is sufficiently long (>10 s) to avoid side effects for short runs (e.g.: effects of unexpected processes run by the operative system).

Table II summarizes the evaluated models and results for the synchronous attractor search comparing BoolNet and our framework.

<table>
<thead>
<tr>
<th>Model</th>
<th>#nodes</th>
<th>Tool</th>
<th>#Start states</th>
<th>Time per state</th>
<th>#attractors</th>
</tr>
</thead>
<tbody>
<tr>
<td>T-LGL</td>
<td>51</td>
<td>BoolNet</td>
<td>$2^{10}$</td>
<td>0.12 s</td>
<td>3</td>
</tr>
<tr>
<td>CRPC</td>
<td>91</td>
<td>FPGA</td>
<td>$2^{12}$</td>
<td>0.024 us</td>
<td>5</td>
</tr>
<tr>
<td>Fumia</td>
<td>98</td>
<td>BoolNet</td>
<td>$2^{16}$</td>
<td>13.43 s</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FPGA</td>
<td>$2^{20}$</td>
<td>1.56 s</td>
<td>135</td>
</tr>
<tr>
<td>CAC</td>
<td>70</td>
<td>BoolNet</td>
<td>$2^{16}$</td>
<td>20.17 s</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FPGA</td>
<td>$2^{16}$</td>
<td>1.59 s</td>
<td>6</td>
</tr>
<tr>
<td>FA-BRCA</td>
<td>28</td>
<td>BoolNet</td>
<td>$2^{28}$</td>
<td>214.8 s</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FPGA</td>
<td>$2^{28}$</td>
<td>0.8 s</td>
<td>1</td>
</tr>
<tr>
<td>MAPK</td>
<td>53</td>
<td>BoolNet</td>
<td>$2^{16}$</td>
<td>12.12 s</td>
<td>4</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FPGA</td>
<td>$2^{24}$</td>
<td>0.7 s</td>
<td>10</td>
</tr>
</tbody>
</table>

**Table II: Attractor search benchmark.** Summary of the evaluated models and results for the synchronous attractor search comparing BoolNet and our framework.

**Performance projections:** As we run BoolNet only on a single core, a single accelerator core has been used on the FPGA to make the comparison fair. The accelerator consumes only 2 % of the overall resources available on the FPGA. This allows the accelerator core to be replicated at least 20 times on a single FPGA card, resulting in a further speedup of 20x. The server system allows to plug in an additional coherent accelerator processor interface-based (CAPI-based) accelerator to further increase performance and adjust for a multi-threaded software implementation. When utilizing all cores of the POWER8 processor, the performance of the software should increase linearly and be 20 times faster as well.

**Comparison with symbolic approaches:** We also ran boolSim [29] (previously known as genYsis, a symbolic ROBDD-based tool for attractor analysis on our models. Synchronous attractor computation for T-LGL (51 nodes) on an Intel Xeon processor running at 3.5GHz was performed in only 80 seconds and 71 attractors were reported. boolSim took 10 seconds to finish the analysis for MAPK (53 nodes). However, we observed that boolSim was unable to finish the attractor analysis in a reasonable time as the number of nodes increases. Some of the runs of boolSim had to be killed after running for a long time. For instance, for the Fumia model (98 nodes), boolSim kept running for >3357 minutes (approximately 4 days). The runtime for both CRPC (91 nodes) and CAC (70 nodes) is >8352 minutes (approximately 6 days). We chose to stop boolSim after running for such a long time. As it is observed in all symbolic approaches, no response/feedback was presented to the user during this time. Our approach, on the other hand, performs an exhaustive search and presents the results fast and efficiently thanks to its FPGA acceleration.

For the sake of completeness, we also tried to test the state-of-the-art ROBDD-based software tool geneFatt [30]. Although the source code is publicly available, it seems to be incomplete, and compilation failed on the POWER system as well as on an x86 system.

### C. Further improvements

**FPGA utilization:** The simulation core is rather small leaving the FPGA resources under utilized. Each model
Table III: FPGA resources requirements. Required FPGA resources for the core per model and the property specification language (PSL).

<table>
<thead>
<tr>
<th>Model</th>
<th>LUTs (%)</th>
<th>BRAM (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>T-LGL</td>
<td>2.1</td>
<td>4.9</td>
</tr>
<tr>
<td>CRPC</td>
<td>74.5</td>
<td>2.2</td>
</tr>
<tr>
<td>Fumia</td>
<td>74.0</td>
<td>2.2</td>
</tr>
<tr>
<td>PSL</td>
<td>54.9</td>
<td>16.5</td>
</tr>
</tbody>
</table>

TABLE III: FPGA resources requirements. Required FPGA resources for the core per model and the property specification language (PSL).

requires around 7,200 to 7,400 look-up tables (LUTs) which is about 2% of the overall resources available on the KU060 FPGA. The BlockRAM requirements are higher due to the collector module. The entire core requires 43 BlockRAM instances for the T-LGL model. Each of the larger models requires 75 instances, which is about 7% of all BlockRams on this FPGA chip. The POWER Service Layer and the interconnecting modules require far more logic resources and BlockRams. These are necessary to connect the accelerator to the host system. Table III summarizes the required resources.

Performance enhancements: As the core requires little resources on the FPGA, multiple instances of the Boolean network can be analysed concurrently to further reduce the processing time. This will more efficiently utilize the available bandwidth towards the processor. More results can be concurrently sent back to the host system. Since results are sent back only after all simulation repetitions are complete, a single core requires a high bandwidth. The experiments indicate a utilization of less than 1% of the available bandwidth of CAPI. Recent research has demonstrated the use of network-attached FPGAs to accelerate applications [51]. Boolean network simulations can leverage such an architecture by distributing the simulations across multiple FPGAs. This will allow to scale the models even further without sacrificing performance.

V. DISCUSSION

In this work we have presented an FPGA-based framework for the simulation of Boolean models and the computation of attractors. We show that our accelerator can be used to asynchronously simulate network dynamics more efficiently than with the existing software solutions. The proposed framework exhibits an order of magnitude speedup over existing multi-threaded software solutions. We also leverage the speedup offered by our accelerator to perform a massive number of repetitive asynchronous simulations of the T-LGL model. Our framework successfully computes simple attractors of large and complex Boolean models, exhibiting one to three orders of magnitude speedup over existing software solutions.

Our results show that our solution enables analysis of Boolean models with unmatched performance. The low utilization of the FPGA observed in the analyzed models, shows that there is enormous room for improvement in terms of speed. A straightforward way to achieve additional speedup is to synthesize multiple instances of the Boolean model on the FPGA. In addition, simulations can also be distributed across multiple FPGAs, if further speedup is necessary. Gaining speed eliminates existing limitations for Boolean model analysis in terms of number of nodes and model complexity that a simulator can handle. Being able to simulate and analyze larger and more complex Boolean networks, up to thousands of nodes, allows us to consider a more comprehensive description of a biological system and to fully exploit the potential of high-throughput molecular data.

Besides performance improvements, our framework can be easily extended to use other update strategies, such as random ranked updates. This will increase its ability to explore the state space, hence improving attractor detection. Additionally, another intriguing extension consists in implementing complex attractor computation on FPGAs to enable fast analysis of the reachable states of a Boolean model.

The integration of the accelerator with a POWER8 processor via CAPI greatly simplifies its usage. We believe that this is a fundamental feature in making our framework a valuable tool for the whole scientific community, offering the possibility to seamlessly integrate it in software applications.

REFERENCES

