Lightweight Block Ciphers for IoT: Energy Optimization and Survivability Techniques

BASSAM J. MOHD AND THAIER HAYAJNEH

1Department of Computer Engineering, The Hashemite University, Zarqa 13133, Jordan
2Fordham Center for Cybersecurity, Fordham University, New York, NY 10023, USA

Corresponding author: Bassam J. Mohd (bassam@hu.edu.jo)

This work was supported by the Fordham University, Faculty Research Program.

ABSTRACT With extraordinary growth in the Internet of Things (IoT), the amount of data exchanged between IoT devices is growing at an unprecedented scale. Most of the IoT devices are low-resource devices handling sensitive and confidential data. Conventional encryption methods are inappropriate for low-resource devices. Lightweight block ciphers are used to encrypt data on such devices, as it balances security requirements and energy consumption. The objective of this paper is to explore opportunities to improve performance and optimize energy consumption for cipher designs targeted for low-resource IoT devices. This paper also presents an energy management algorithm to improve IoT survivability against Denial-of-service attacks in the form of battery exhaustion. We developed a simple and effective model for lightweight cipher performance metrics. Model results were compared and validated with published application-specific integrated circuit (ASIC) and field-programmable gate array (FPGA) designs. Using the model, we explored opportunities for performance enhancement in future cipher designs. Our analysis indicates that the optimum energy is achieved when block size is between 48-bit and 96-bit. Also, increasing size of overhead logic from one round to two rounds increases encryption energy-per-bit by 3.4%. Further, the optimum energy is attained when the number of algorithm rounds is 16 or less. Optimum throughput is achieved by implementations with large block sizes and large number of implemented rounds. Next, we present a novel algorithm to manage cipher energy consumption. The algorithm allows low-resource IoT devices to encrypt critical messages during low-energy mode while balancing throughput, energy per bit, and device activity.

INDEX TERMS Security, information security, encryption, cryptography, energy management, energy efficiency, energy harvesting, Internet of Things (IoT), field-programmable gate array (FPGA), application-specific integrated circuit (ASIC).

I. INTRODUCTION

The Internet of Things (IoT) is an intelligent infrastructure of uniquely identifiable heterogeneous computing devices capable of communicating with each other, services, and people through the Internet without human interaction [1], [2]. Alternatively, European Technology Platform on Smart Systems Integration (EPoSS) defines IoT as a worldwide network of interconnected objects uniquely addressable, based on standard communication protocols [3].

Things refers to devices which link the physical and digital words while connected to Internet [4]. Things includes increasingly embedded systems deployed in various locations such as medical facilities, industrial installations, critical and nomadic environments, private properties and public infrastructures [5], [6]. Example of IoT devices includes digital machines, RFID tags, sensors, actuators and cellphones [2]. Most smart devices are low-resource devices characterized by low computing power, limited battery supply, small area, and/or small memory size [7]. In such devices, data processing and protocols are carefully designed to meet stringent operation requirements [6]. With the significant growth in IoT (expected to be trillions of connected things in the near future [4]), data exchanged between IoT devices is growing at unprecedented scale. IoT device designers face several risks and challenges, including energy capacity [8], and data security [2]. Even with network application layer security enhancements [9], such risks and challenges are more critical in particular when low-resource devices exchanging sensitive data. Further, a power attack could potentially drain an IoT device’s battery and cause the device to shut down [10].

To ensure confidentiality, data communicated between IoT devices be must encrypted. Conventional encryption
algorithms stress the resources of low-resource devices [11], [6]. Lightweight block ciphers require less resources and mitigate encryption overhead by implementing [2], [7]:

- smaller block sizes; 64-bit or less,
- smaller key size; 80-bit or less,
- simple round logic based on simple computations,
- simple key scheduling.

Numerous research works have examined the performance of lightweight ciphers. Unfortunately, many cipher design implementations are dependent on technology and coding style. A fair comparison across published reports is difficult and inaccurate [7]. Accurate comparison requires that compared designs are implemented with the same technology and software tools as well as provide equivalent security level ([11], [7]).

The energy supply in low-resource device is one of the most critical resources [7]. Energy issues (e.g., energy harvesting and low-power chip-sets) are designated as a technology enabler for IoT and are central to the development of the IoT [3]. In fact, the increase of device power requirement surpassed the improvement of battery and energy storage. The aforementioned challenges of energizing the Things have been designated as critical to realize IoT [4].

Autonomous IoT devices with embedded computation may be deployed anywhere with limited access to power cord or battery replacement. Such devices present the toughest challenge to provide energy resources [4]. Some IoT devices are equipped with a hybrid power supply techniques, which include energy storage and energy harvesting. Energy harvesting methods extract energy from ambient environment to prolong battery longevity [1]. Hence, energy crunch can be mitigated with multiple power modes and energy harvesting techniques [8]. Operationally, autonomous IoT devices have two basic modes: active and sleep modes, based on required performance and consumed energy. Basic modes could include other (secondary) modes as well. The duty cycle (D) of the device is computed using Eq. 1 [4]:

$$D = \frac{t_{active}}{t_{active} + t_{sleep}}$$

It is desirable to balance maximizing duty cycle and minimizing energy. A malicious power attack keeps the device in active mode causing excessive power consumption and eventually shutting down the device [10]. Smart techniques are important to address such attacks.

Our main contributions in this research work are:

- Examine design options impact on performance. Design options include block size, overhead logic, number of rounds and throughput.
- Propose energy management algorithm for IoT devices. The algorithm optimizes energy consumptions and improve IoT survivability against power attacks in the form of battery exhaustion.

The paper is organized as follows. Section II presents background and related work information. Section III discusses lightweight block cipher design for low-resource device. Section IV develops models for performance metrics. The model results are compared against published reports in section V. Section VI discusses improving future designs. Section VII presents an algorithm to optimize and manage energy. Concluding remarks are discussed section VIII.

II. BACKGROUND AND RELATED WORK

This section presents background information and related work for lightweight block ciphers, modeling and energy for IoT device.

A. LIGHTWEIGHT BLOCK CIPHER FOR IoT

Due to constrained resources, many IoT devices are considered low-resource devices. Such resources include area, memory size, processing power, power consumption and energy. Conventional security mechanisms are not suitable as they require higher computation power and more resources [6], [11]. Designers of low-resource devices have to balance between data security and constrained resources. Achieving said balance was the main motivation for lightweight block ciphers, which are gentler on resources with reasonable and acceptable security level.

Numerous lightweight ciphers were proposed in literature targeting different platforms and optimizing various constraints. To illustrate research progression, lightweight ciphers have gone through three chronological stages [6]. In the initial stage, spanning 80s and 90s, early ideas of lightweight techniques were proposed. Proposed ciphers were mainly compact implementations of conventional ciphers with several new ciphers. Examples of this stage include Noekeon [12], Iceberg [13], Des [14], Tea [15], Camelia [16], Idea [17].

In the second stage, spanning roughly 2005-2012, extensive research was done on lightweight block ciphers to optimize various constraints with emphasis on area. An ISO standard was published on lightweight ciphers [18]. Examples of this stage include mCrypton [19], Present [20], Puffin-2 [21], Klein [22], Led [23], PPRINTcipher [24], Sea [25], Clefia [26], Desl/Desxl [14], MIBS [27], TWIS [28], Lblock [29], Twine [30], Piccolo [31], Hight [32], Katan [33], Ktantan [33], Hummingbird [34] and Hummingbird-2 [35].

Lately, optimization emphasis has shifted from area reduction to security enhancements and latency improvements. Recent examples include Picaro [36], Zorro [37], Prince [38], Rectangle [39], I-Present [40], Pride [41], Simon [42],...
ITUbee [43], FeW [44], Robin and Fantomas [45], Hisec [46], Speck [42], Lea [47], Halka [48] and Present-GRP [49].

B. MODELING

To rank ciphers, number published articles compared lightweight cipher performance. Unfortunately, fair comparison requires that implementations ([1], [7]):

- are realized with the same technology and process. Different technologies produce different (and sometimes conflicting) results. For example, Hight ASIC implementation results reported in [50] differ than FPGA implementation results in [51].
- are compiled with the same set of design software tools (e.g. synthesis tool) and constraints (e.g. timing, area and power). Synthesis tools vary in optimization capabilities. Even the same synthesis tool produces different results under different constraints.
- employ the same design options e.g. serial or parallel.
- achieve equivalent security level.

Another approach to estimate performance metrics is to develop a technology- and vendor-independent model. Several research works were published on performance metric models, which can be categorized into:

- Curve-fitting models such as the models in [52] and [51]. Such models are cipher-dependent and difficult to generalize.
- Derived mathematical models which are not associated with any specific cipher. However, some models involve error-prone complex mathematical expressions [53]. Such models complicate design optimization.

C. ENERGY FOR IoT DEVICE

Continuous sources of energy for IoT devices are a significant challenge in terms of battery life [54]. Energy harvesting in IoT devices extends service life of the device and facilitate self-sustainability; the process is referred to as Energy Neutrality [4]. Energy harvesting architectures includes ([55]):

- Harvest-Use: energy is harvested and used immediately. Energy production must be greater than energy consumption, otherwise device is disabled. Insufficient energy production would cause device to oscillate between active/sleep modes [55].
- Harvest-Store-Use: energy is harvested and stored for use. The architecture includes a storage to store excess energy to be used later when either harvesting opportunity does not exist or energy has to be increased to improve device capability. This architecture depends on uncontrolled but predictable energy sources, e.g. solar [55]. Due to its benefits, we assume this architecture in our analysis.

Examples of energy harvesting techniques for IoT devices include human-body heat [56], WiFi [57], indoor light [58], electrostatic vibration [59] and magnetic fields [60]. Additionally, researchers have developed algorithms to manage energy by assisting the power management unit, which is part of power supply flow in IoT device [4]. Researchers in [2] proposed a hybrid algorithm of symmetric and asymmetric encryption algorithms for IoT devices. Asymmetric encryption is executed when device has sufficient processor power, energy and memory.

D. IN CONCLUSION

Above discussion shows clearly that existing solutions have shortcomings. Proposed lightweight ciphers emphasize area and latency optimizations. However, the most important metric for low-resource IoT device are security and energy. Optimizing area is not critical as transistors are cheap [61]. In fact, energy optimized cipher will soon take center stage in low-resource. Research work should consider more of energy optimization techniques, as it helps prolong battery life, encrypt data even in low-energy mode and improve survivability. In this work, our main focus is on optimizing energy and energy per bit metrics.

To design future energy optimized ciphers, many design options and parameters should be examined and optimized. Models facilitate the design process, however, existing models are either cipher-specific or mathematically complex. Useful model should be cipher-independent and simple. Our goal is to develop models that are: simple, effective and efficient.

Finally, not enough attention was given in research to monitor, control and prolong battery during high energy consumption periods. Energy in future ciphers should be optimized and monitored during excessive usage and power attacks. Our objective is to develop an algorithm to address this weakness.

III. DESIGN: OVERVIEW, PARAMETERS AND PERFORMANCE METRICS

Fig. 1 illustrates the general structure of a lightweight block cipher algorithm. The design parameters and performance metrics are listed in Table 1. The design (in Fig. 1) consists of the following main units:

- $R$ rounds, each round has two inputs: $N_b$-bits plaintext from previous round and sub-key; and generates $N_b$-bits output to next round. The round implements encryption functions of cipher algorithm.

![Cipher Algorithm](image)
TABLE 1. Design parameters and metrics.

<table>
<thead>
<tr>
<th>Notations</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R$</td>
<td>Number of cipher rounds</td>
</tr>
<tr>
<td>$r$</td>
<td>Number of rounds implemented in hardware</td>
</tr>
<tr>
<td>$N_b$</td>
<td>Number of bits per block (i.e. block size)</td>
</tr>
<tr>
<td>$Th$</td>
<td>Throughput (encrypted bits per second)</td>
</tr>
<tr>
<td>$F$</td>
<td>Maximum frequency</td>
</tr>
<tr>
<td>$T_{cycle}$</td>
<td>Cycle time (i.e. clock period)</td>
</tr>
<tr>
<td>$T_{block}$</td>
<td>Time to encrypt one block</td>
</tr>
<tr>
<td>$C_B$</td>
<td>Number of cycles to encrypt one block</td>
</tr>
<tr>
<td>$A$</td>
<td>Design area</td>
</tr>
<tr>
<td>$E_{block}$</td>
<td>Energy to encrypt one block</td>
</tr>
<tr>
<td>$E_b$</td>
<td>Energy to encrypt one bit</td>
</tr>
</tbody>
</table>

- key schedule expands input (master) key into sub-keys used in various rounds. Fixed-key lightweight ciphers (e.g., Ktantan [33]) do not schedule key.
- $R$, complexity of the round function and scheduling vary based on the cipher algorithm. Compared with conventional ciphers, lightweight block ciphers have [7]:
  - larger $R$ rounds,
  - simpler round function,
  - simpler key scheduling.
- A Typical lightweight block cipher implementation, illustrated in Fig. 2, consists of the following blocks:
  - registers to save initial, intermediate and final texts.
  - simple control logic which is mainly finite-state machine. It manages activities and generates sub-keys. We refer to control and key generation logic as overhead logic.
  - implementation of $r$ rounds, which complete execution in one cycle.

Maximum frequency is expressed as:

$$ F = \frac{1}{T_{cycle}} $$

(2)

IV. MODEL

In this section, a simple model for lightweight block cipher metrics is developed. Timing, area, power and energy expressions are presented. To do so, various research works were examined and analyzed, such as those in [50]–[52]. The below discussion refers to parameters and constants defined in Table 1 and Table 2.

TABLE 2. Constants.

<table>
<thead>
<tr>
<th>Notations</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>$T_{reg}$</td>
<td>timing delay of registers</td>
</tr>
<tr>
<td>$T_{comb}$</td>
<td>timing delay of combinational logic</td>
</tr>
<tr>
<td>$T_{cycle}$</td>
<td>setup cycle to load input plaintext and output ciphertext</td>
</tr>
<tr>
<td>$T_{round}$</td>
<td>timing delay of one round</td>
</tr>
<tr>
<td>$R_1$</td>
<td>timing increase in $T_{cycle}$ with respect to $N_b$</td>
</tr>
<tr>
<td>$N_b$</td>
<td>area increase due to $N_b$</td>
</tr>
<tr>
<td>$A_{N_b}$</td>
<td>area of single round, assuming minimal (i.e., zero) block size</td>
</tr>
<tr>
<td>$A_{reg}$</td>
<td>area of overhead logic, which includes control and key scheduling</td>
</tr>
<tr>
<td>$A_{comb}$</td>
<td>area of combinational logic</td>
</tr>
<tr>
<td>$P_{reg}$</td>
<td>capacitance per unit area</td>
</tr>
<tr>
<td>$P_{comb}$</td>
<td>power per unit area</td>
</tr>
<tr>
<td>$P_{reg}$</td>
<td>$r$-dependent power per unit area factor</td>
</tr>
<tr>
<td>$P_{comb}$</td>
<td>$r$-independent power per unit area factor</td>
</tr>
</tbody>
</table>

A. TIMING

The encryption process of one block takes $C_B$ cycles, where the clock cycle is $T_{cycle}$. $C_B$ is a function of $R$ (from the algorithm) and $r$ (from the implementation). $T_{cycle}$ is reported from implementation and is set by the longest timing path [61]. The time to encrypt a single block is:

$$ T_{block} = C_B \times T_{cycle} $$

(4)

The lower bound on $T_{cycle}$ is determined by timing delays of registers ($T_{reg}$) and combinational logic ($T_{comb}$), as illustrated in Fig. 3. Minimum $T_{cycle}$ must satisfy the following expression [61]:

$$ T_{cycle} = T_{reg} + T_{comb} $$

(5)
Since there are \( r \) rounds between two registers (shown in Fig. 2), \( T_{comb} \) can be expressed in terms of one round delay \( (T_{round}) \):

\[
T_{comb} = r \times T_{round}
\]

\( T_{round} \) consists of two parts: constant \( \tau_1 \), and \( N_b \)-rate \( \tau_2 \), and is expressed as:

\[
T_{round} = \tau_1 + \tau_2 \times N_b
\]

Combining Eq. 6 and Eq. 7 results in:

\[
T_{comb} = r \times (\tau_1 + \tau_2 \times N_b)
\]

Eq. 5 can be re-written as:

\[
T_{cycle} = T_{reg} + r \times (\tau_1 + \tau_2 \times N_b)
\]

Combining Eq. 4 and Eq. 9 results in:

\[
T_{block} = C_B \times (T_{reg} + r \times (\tau_1 + \tau_2 \times N_b))
\]

Also, throughput is defined as [2], [7]:

\[
\frac{N_b \times F}{C_B} = Th
\]

Since the implementation is capable of executing \( r \) rounds per cycle, a single block is encrypted in \( R/r \) cycles. Additionally, there are idle cycles \( (C_{idle}) \) between blocks to load plaintext and output cipher text. Typically, \( C_{idle} = 2 \) cycles. Hence, total number of cycles to encrypt a single block is:

\[
C_B = \frac{R}{r} + C_{idle}
\]

\section*{B. AREA}

The implementation area depends on \( r \), \( N_b \) and overhead logic. Area can be modeled as:

\[
A = A_r + A_{N_b} + A_{r0}
\]

As \( r \) increases, \( A_r \) increases non-linearly. Careful examination reveals that \( A_r \) is proportional to \( r^\rho \), where \( \rho < 1 \). The \( A_r \) growth with respect to \( r \) is less than linear because optimization techniques merge some of common logic between rounds. In [51], \( A_r \) of four rounds is about \( 3 \times \) area of single round. Further, it is observed that \( \rho \) depends on \( N_b \) and can be expressed as:

\[
\rho = \rho_2 \times N_b + \rho_1
\]

Hence, \( A_r \) is computed as single round multiplied with rounds growth:

\[
A_r = r^\rho \times A_{r1} = r^{(\rho_2 \times N_b + \rho_1)} \times A_{r1}
\]

\( A_{N_b} \) increases with \( N_b \) linearly as opportunities to minimize logic between bits is minimal. So, \( A_{N_b} \) is modeled as:

\[
A_{N_b} = \nu \times N_b
\]

Combining Eq. 13 - 16 results in modeling \( A \) as:

\[
A = r^{(\rho_2 \times N_b + \rho_1)} \times A_{r1} + \nu \times N_b + A_{r0}
\]

\section*{C. POWER}

Design power consumption is expressed as:

\[
P = P_{static} + P_{dynamic}
\]

\( P_{static} \) represents leakage and static power. In this work, we ignore \( P_{static} \) as it contributes to small fraction of the total power [61]. Hence, power is expressed as:

\[
P = \alpha \times F \times A
\]

where \( \alpha \) represents circuit activity factor \( a \), voltage supply \( V \) and capacitance per area \( (F_{AtoC}) \); and it is expressed as [61]:

\[
\alpha = a \times V^2 \times F_{AtoC}
\]

Voltage supply and \( F_{AtoC} \) are constants. Activity factor \( a \) represents how actively design nodes are switching. Because it maximizes data diffusion and confusion, cipher design activates most of the circuit elements and nodes. Increasing \( r \) increases levels of logic in the cycle, which in turn results in higher activity factor. Numerous research work attempted to examine impact of logic levels on activity factor [62], [63], [64] and [53]. Examining implementations for cipher designs, \( \alpha \) can be roughly estimated as linear relation:

\[
\alpha = \alpha_1 \times r + \alpha_2
\]

Eq. 19 can be rewritten as:

\[
P = (\alpha_1 \times r + \alpha_2) \times F \times A = \frac{(\alpha_1 \times r + \alpha_2) \times A}{T_{cycle}}
\]

\section*{D. ENERGY}

The energy to encrypt a single block is estimated as:

\[
E_{block} = T_{block} \times P
\]

Lightweight ciphers have various block sizes \( (N_b) \). For fair comparison, energy per bit \( (E_b) \) indicates the energy cost to encrypt single plaintext bit for a particular cipher. \( E_b \) is expressed as:

\[
E_b = \frac{E_{block}}{N_b}
\]

Numerous researchers consider \( E_b \) as a key performance metric [65]; and one of the most important metrics for low-resource devices as it measures “energy efficiency” of the cipher design [7], [50].

\section*{V. COMPARING MODEL WITH PUBLISHED RESULTS}

In this section, developed models in section IV are compared with published reports. Hardware design of lightweight block cipher is implemented in either ASIC or FPGA technologies. Because of their in-depth analysis of design options and results, the following research articles were selected to evaluate the models:

- ASIC implementations for Hight cipher [32] presented in [50].
- FPGA implementations for Katan cipher [33] presented in [51].
The goal of the comparison is to illustrate that the models capture the general trends of performance metrics across implementations with reasonable accuracy. Capturing general trends is difficult because area, timing and power must be modeled correctly and accurately across many design flavors.

Initially, model constants are computed for each design, as listed in Table 3. Next, model equations are evaluated to compute various performance metrics. $E_b$ is examined closely since it is the most important metric for low-resource device [7].

### TABLE 3. Constants for ASIC and FPGA designs.

<table>
<thead>
<tr>
<th>Constant</th>
<th>ASIC [50]</th>
<th>FPGA [51]</th>
</tr>
</thead>
<tbody>
<tr>
<td>$N_b$</td>
<td>64</td>
<td>32/48/64</td>
</tr>
<tr>
<td>$T_{reg}$</td>
<td>11.77</td>
<td>0.0140</td>
</tr>
<tr>
<td>$\tau_1$</td>
<td>0.5</td>
<td>0.0014</td>
</tr>
<tr>
<td>$\tau_2$</td>
<td>0.00375</td>
<td>8.9375e-07</td>
</tr>
<tr>
<td>$p_1$</td>
<td>0.60</td>
<td>0.61</td>
</tr>
<tr>
<td>$p_2$</td>
<td>0.0014</td>
<td>0.005</td>
</tr>
<tr>
<td>$A_{r0}$</td>
<td>2445</td>
<td>80</td>
</tr>
<tr>
<td>$A_{r1}$</td>
<td>2042</td>
<td>30</td>
</tr>
<tr>
<td>$\nu$</td>
<td>10</td>
<td>2</td>
</tr>
<tr>
<td>$\alpha_1$</td>
<td>0.0002</td>
<td>0.003</td>
</tr>
<tr>
<td>$\alpha_2$</td>
<td>0.001</td>
<td>0.5</td>
</tr>
</tbody>
</table>

### A. ASIC DESIGN FOR HIGHT CIPHER

HIGHT, proposed by [32], is a lightweight cipher. It is a variant of generalized Feistel network and targeted for hardware implementations. It has 64-bit block size, 128-bit key size and 32 rounds.

Fig. 4, Fig. 5 and Fig. 6 illustrate power, energy-per-bit and throughput for the design in [50] and presented model. The data in the figures is presented across implementations of various values of $r$. Examining the results shows that the model tracks the trends for power, energy and throughput with average accuracy of 7.8%, 8.4% and 14.2%, respectively. More importantly, the model agrees with the design that the most efficient energy-per-bit implementations are those with $r = 4$ and $r = 8$.

### FIGURE 4. Power (mW) versus $r$.  

### FIGURE 5. Energy per bit (pJ/bit) versus $r$.  

### FIGURE 6. Throughput (Mbps) versus $r$.  

### B. FPGA DESIGN FOR KATAN CIPHER

Katan is a lightweight cipher; proposed by [33]. It supports 80-bit key size; and 32-, 48- and 64-bit block sizes. Katan includes 254 rounds, each round has a simple encryption function.

[51] presented a detailed analysis of various implementations of Katan cipher including implementations with rounds: 1, 2, 4, 8, 32, 64, 128 and 254. Implementations covered 32-bit, 48-bit and 64-bit block sizes. The objective was to find the implementation with optimum $E_b$.

Applying the developed model on Katan cipher was a major challenge due to the many permutations the model must consider and predict. Fig. 7, Fig. 8 and Fig. 9 illustrate $E_b$ reported by the design in [51] and the model. The figures illustrate $E_b$ versus $r$ with different block sizes: 32-bit, 48-bit and 64-bit. The model successfully predicted the implementation with optimum $E_b$ for 32-, 48-, and 64-bit block sizes ($N_b$), as illustrated in Table 4. In the case of 48-bit, model deviates slightly and predicts 32 rounds.

### TABLE 4. Minimum $E_b$ for $N_b = 32$-, 48- and 64-bit.

<table>
<thead>
<tr>
<th>Block Size</th>
<th>32-bit</th>
<th>48-bit</th>
<th>64-bit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design in [51]</td>
<td>32</td>
<td>64</td>
<td>32</td>
</tr>
<tr>
<td>This work</td>
<td>32</td>
<td>32</td>
<td>32</td>
</tr>
</tbody>
</table>
functions to $R$ rounds. In low-resource implementations, it is desirable to minimize area and energy per bit. Typically, the implementation realizes $r$ rounds in hardware. In what follows, the impact of design choices on performance metrics is examined using the models. Specifically, we examine:

- block size ($N_b$),
- round complexity and number of rounds,
- key scheduling (part of the overhead logic),
- throughput.

In generating model results, it is assumed that $N_B = 1000$, Katan cipher and constants in Table 3 (under FPGA column).

### A. BLOCK SIZE ($N_b$)

Fig. 11 illustrates $E_b$ trend versus $N_b$. To generate the plot, the model is simulated with different values of $N_b$. For each value of $N_b$, minimum $E_b$ is then computed by evaluating $E_b$ for different values of $r = 1, 2, 4, 8, 16, 32, 64, 128$ and 254. Examining Fig. 11, it is clear that:

- $E_b$ is high for small block sizes,
- $E_b$ decreases rapidly as block size grows,
- $E_b$ increases slowly for large block sizes,
- optimum $E_b$ occurs at about $N_b = [48$-bit to 96-bit].

In fact, results of Katan implementations in [50] and [65] show 64-bit implementation has lower $E_b$ compared with 32- and 48-bit implementations.
For each value of \( N_b \), the minimum \( E_b \) occurs at specific number of implemented rounds, \( r \). For \( N_b < 75, r = 32 \) rounds; for \( N_b > 75, r = 16 \) rounds. This explains the slight blip in the curve around \( N_b = 75 \) (see Fig. 11). An important point is to determine at what block size minimum \( E_b \) occurs for other ciphers. As \( N_b \) increases, design area grows; resulting in higher energy. So, an indicator of minimum \( E_b \) is to find when area added by \( N_b \) becomes dominant in the design. More precisely, it is important to find where area contribution due to \( N_b \) overcomes area contribution of single round and overhead logic. To do so, we introduce a ratio in Eq. 25, which divides area parameters that are \( N_b \) dependent over area parameters that are \( N_b \) independent (see Eq. 17). Fig. 12 plots this ratio across various values of \( N_b \). The optimum-energy \( N_b \) value occurs in the ratio range 1-2; it is where the area contribution by \( N_b \) becomes significant.

\[
\text{ratio} = \frac{\rho_2 \times N_b + \rho_1}{A_{r0} \times A_{r1}} \times v \times N_b
\]

(25)

\[\text{Fig. 12. Ratio versus } N_b.\]

**B. OVERHEAD LOGIC AND KEY SCHEDULING (A\(_{r0}\))**

In this section, we examine the impact of overhead logic on the cipher energy. Overhead logic includes control logic and key schedule. Typically, control logic is tiny, and cost of overhead logic is dominated by key schedule. We will use the developed model on Katan 64-bit to examine the impact of overhead logic on \( E_b \). We introduce the following ratio to represent the increase in \( A_{r0} \) with respect to \( A_{r1} \) (which is the area of single round assuming minimal block size).

\[
A_{r0/r1} = \frac{A_{r0}}{A_{r1}}
\]

(26)

Fig. 13 illustrates energy trend versus \( A_{r0/r1} \). For each \( A_{r0/r1} \), the model was executed with various values of \( r \) to compute minimum \( E_b \). Finally, \( E_b \) values are normalized to a value of \( E_b \) at \( A_{r0/r1} = 0.1 \). Clearly, increasing \( A_{r0/r1} \) results in almost linear increase in \( E_b \). The linearity is broken around \( A_{r0/r1} = 1 \), as illustrated in Fig. 14, because \( r \) (which generates minimum \( E_b \)) changes from 16 to 32 rounds. Similarly, linearity broken around \( A_{r0/r1} = 23 \), because \( r \) changes from 32 to 64 rounds. To illustrate the impact of overhead logic on energy, we consider two algorithm alternatives: one with key-scheduling area equivalent to one round area; another with key-scheduling area equivalent to area of two rounds. The second algorithm would increase \( E_b \) by 3.4%, resulting in an energy hike (in 64-bit block size) by a factor of 2.2.

**C. CIPHER ROUNDS (R)**

One of the objectives of our study is to compute the optimum number of rounds in cipher algorithm (\( R \)), not to be confused with number of implemented rounds in hardware (\( r \)). For low-resource IoT device, optimum \( R \) results in minimum \( E_b \). As illustrated in Fig. 10, the algorithm requires \( K \) encryption functions to process a single block. Historically, developers of lightweight ciphers opted towards partitioning \( K \) functions to small-size groups, with each group mapped to a single round. A tiny cipher round is implemented in a small area, which is a key requirement for low-resource device.

While the intention of the above argument is to reduce implementation area and power, this resulted in cipher algorithms with large \( R \). A large \( R \) is not the optimal choice as it might drive up energy of low-resource device. In fact, as transistor size continues shrinking, area is not the dominant metric; rather, energy is the most critical for low-resource devices [7]. So, the key question is how \( R \) impacts energy.
To answer the above question, we evaluated the developed model assuming:

- 64-bit Katan,
- total number of rounds is 256,
- several cases were analyzed, in each case the round size was increased to larger size to include $\xi$ of tiny Katan rounds.
- as round size becomes larger, total number of round decreases to $R'$.
- attempted values of $\xi$ and $R'$ are listed in Table 5.

**TABLE 5. Examined cases with various values of $\xi$ and $R'$.**

<table>
<thead>
<tr>
<th>$\xi$</th>
<th>Number of Rounds($R'$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>256</td>
</tr>
<tr>
<td>2</td>
<td>128</td>
</tr>
<tr>
<td>4</td>
<td>64</td>
</tr>
<tr>
<td>8</td>
<td>32</td>
</tr>
<tr>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>32</td>
<td>8</td>
</tr>
<tr>
<td>64</td>
<td>4</td>
</tr>
<tr>
<td>128</td>
<td>2</td>
</tr>
<tr>
<td>256</td>
<td>1</td>
</tr>
</tbody>
</table>

For each case, as tiny rounds are merged into larger round, the area of a single round (referred to it as $A_{r1}'$) grows larger. The growth is similar to that of multiple rounds ($r$) instantiated in hardware. That is, $A_{r1}'$ can be expressed as:

$$A_{r1}' = (\xi \times A_{r1})^\omega,$$

where parameter $\omega$ depends strongly on the optimization level applied when merging $\xi$ tiny rounds. Strong optimization leads to smaller $\omega$ values. Fig. 15 illustrates the $E_b$ trend versus $R'$. For a clear illustration, axes use a logarithmic scale. Fig. 15 illustrates the following:

- $\omega = 1.0$: represents no-optimization. In this case, large $R'$ decreases $E_b$,
- $\omega = 0.5$: represents strong optimization. For this case, large $R'$ increases $E_b$,
- $\omega = 0.8$: represents medium optimization. $R'$ does not impact $E_b$ strongly.

Ultimately, both $\omega$ and $\rho$ (which represents the growth of $r$ rounds in one hardware stage, shown in Eq. 14 and 15) are dependent on optimization; more optimization results in lower values. $\omega$ represents algorithmic (and logic) optimization to merge rounds; while $\rho$ represents logic optimization to merge rounds. Optimization at the algorithmic level (which impacts $\omega$) is stronger than optimization at logic level (which impacts $\rho$). Hence, it is expected that $\omega < \rho$.

**D. THROUGHPUT**

Finally, we will examine the impact of design options on throughput of cipher designs. Fig. 16 illustrates that maximum throughput is delivered at higher $N_b$ and $r$. Maximum throughput is provided at $N_b = 64$ bit and $r = 128$. This implies high throughput is achieved with large block sizes and large number of implemented rounds. However, excessively large $r$ reduces frequency ($F$) and could potentially reduce throughput, as demonstrated in the case $\log_2(r) = 8$, in Fig. 16.

**FIGURE 15. $\log_2(E_b)$ versus $\log_2(R')$ at $\omega = 0.5$, 0.8 and 1.0.**

The above analysis shows that optimum number of cipher rounds is heavily dependent on optimization of new large rounds, represented by $\omega$. Since optimization and synthesis algorithms are becoming more powerful and aggressively reduce logic, $\omega = 0.5$ is closer to practical implementations. Consequently, $R' \leq 16$ is a favorable design choice. In fact, researchers in [50] observed the effect of this conclusion and suggested that cipher with tiny-logic rounds is not energy efficient.

Finally, both $\omega$ and $\rho$ (which represents the growth of merged $r$ rounds in one hardware stage, shown in Eq. 14 and 15) are dependent on optimization; more optimization results in lower values. $\omega$ represents algorithmic (and logic) optimization to merge rounds; while $\rho$ represents logic optimization to merge rounds. Optimization at the algorithmic level (which impacts $\omega$) is stronger than optimization at logic level (which impacts $\rho$). Hence, it is expected that $\omega < \rho$.

**VII. ENERGY MANAGEMENT ALGORITHM**

In this section, we propose an algorithm to manage energy for low-resource devices. The objective is to keep the device operational and maximize duty cycle ($D$) by lowering energy consumption and prolonging battery life. Such measurement is essential when energy consumption is excessive potentially due to power attack.

Energy levels of IoT devices with energy-harvesting capability exhibits levels depicted in Fig. 17. Similar levels are presented in other researches [55]. Researchers occasionally use energy levels [1], others use power levels [4], [55]. Such energy levels are generated/sampled by a power/energy management unit in the IoT device based on the power source (if any), stored energy, and consumption rates [55].

**FIGURE 16. Throughput versus $\log_2(r)$ at $N_b = 32$-, 48- and 64-bit.**

**FIGURE 17. $\log_2(E_b)$ versus $\log_2(R')$ at $\omega = 0.5$, 0.8 and 1.0.**
Fig. 17 displays two important energy levels: $E_{normal}$ and $E_{save}$. Energy level determines activity level of IoT devices. If it is below $E_{save}$, the device is placed on sleep mode with limited allowed activity. If the energy level is above $E_{normal}$, there is no restriction on device activity, and high performance operations are allowed to execute. The IoT device is considered in low-energy mode if energy level is between $E_{normal}$ and $E_{save}$, only energy optimized operations are allowed to execute.

In what follows, we present an algorithm to manage the energy of encryption operation in low-resource IoT device while maximizing device duty cycle. It employs two cipher implementations, each used in a predetermined energy level. We base this solution on earlier stated conclusions: energy is the most important metric for low-resource device and transistors are cheap (in current transistor technology). We assume that cipher design is Katan with a 64-bit block size. We also assume that the two available implementations are:

- performance-optimized (i.e., high-performance) implementation with $r = 32$ [51]. This configuration offers best $E_b$ with optimum throughput.
- low-energy implementation with $r = 1$ [51]. This configuration offers lowest $E$.

Fig. 18 details the algorithm to manage performance of the IoT. The objectives of the algorithm are to:

- Maximize throughput and minimize $E_b$ whenever possible,
- Maximize cipher active time and duty cycle in particular when energy level is below $E_{normal}$, as the device might have to process critical data or be under a power attack.

To illustrate proposed algorithm performance, we apply the energy levels in Fig. 17 on three designs. There are three periods in Fig. 17:

- $t_1$-$t_2$: energy level is above $E_{normal}$. During this period, performance-optimized operations are allowed to run. We consider Katan 64-bit with $r = 32$ fits this profile [51].
- $t_2$-$t_3$: energy level is below $E_{save}$, which is a critical energy. In this period, encryption operation is suspended and the IoT device is placed on sleep mode.

- $t_3$-$t_4$: energy level is between $E_{normal}$ and $E_{save}$. In this period, low energy cipher operations can run. In this case, Katan 64-bit with $r = 1$ is appropriate [51].

We compare performance of three designs executing under the same energy levels illustrated in Fig. 17. The designs are:

1) $D_1$ is a low-energy design and runs when $E_{level} \geq E_{save}$. So, it is active during $t_1$-$t_2$ and $t_3$-$t_4$. $D_1$ is Katan implementation with block size of 64-bit and $r = 1$.

2) $D_2$ is a high-performance design and runs when $E_{level} \geq E_{normal}$. So, the design runs in $t_1$-$t_2$. $D_2$ is Katan implementation with block size of 64-bit and $r = 32$.

3) $D_{algorithm}$ implements the algorithm in Fig. 18 and has two 64-bit block size Katan implementations: $r = 1$ and $r = 32$. The design is active during $t_1$-$t_2$ and $t_3$-$t_4$. 

These designs provide a balance between energy efficiency and performance, ensuring that the IoT device operates optimally under varying energy conditions.
TABLE 6. Comparing three designs.

<table>
<thead>
<tr>
<th>Design</th>
<th># of Enc.</th>
<th>D (%)</th>
<th>Thr (Mbps)</th>
<th>E (mJ)</th>
<th>Thr/Eb</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dₙ₁</td>
<td>472</td>
<td>0.67</td>
<td>10.1</td>
<td>29.0</td>
<td>0.01</td>
</tr>
<tr>
<td>Dₙ₂</td>
<td>5170</td>
<td>0.33</td>
<td>110.3</td>
<td>27.9</td>
<td>1.40</td>
</tr>
<tr>
<td>Dₙ₃</td>
<td>5406</td>
<td>0.67</td>
<td>115.3</td>
<td>42.4</td>
<td>1.0</td>
</tr>
</tbody>
</table>

$D_{algorithm}$ combines the two implementations ($r = 1$ and $r = 32$) by simple bypass technique as shown in Fig 19. For $r = 1$, the bypass is active and the implementation converges to one-round implementation.

We assume that $[t_1-t_2] = [t_2-t_3] = [t_3-t_4] = 1$ ms. Table 6 illustrates the comparisons of the three designs in terms of number of encryptions, duty cycle ($D$), throughput, energy ($E$) and Thr/$E_b$.

- Clearly, $D_{algorithm}$ computes the most encryption operations because it maximizes throughput, active time and duty cycle. Compared to $D_1$, $D_{algorithm}$ significantly improves throughput. Also, compared with $D_2$, $D_{algorithm}$ improves throughput by $\sim 5\%$.
- $D_{algorithm}$ has higher energy (as shown in Table 6) since it performs more operations than other designs.
- The last column shows balancing throughput and $E_b$ amongst the designs. Clearly, $D_{algorithm}$ is significantly better than $D_1$ and slightly lower than $D_2$, a small cost for maximizing active time.

In conclusion, $D_{algorithm}$ balances performance and energy requirements. It allows encryption operations to continue even during low energy level (i.e. $E_{normal} \geq E_{level} \geq E_{save}$), which could be result of excessive consumption and/or power attack. Above example demonstrates that algorithm improves throughput when compared with low-energy implementation; and increases active time when compared with performance-optimized implementation.

VIII. CONCLUSION

In this paper, we presented an in-depth discussion of lightweight block ciphers for low-resource IoT. In low-resource IoT devices, energy is one of the most challenging resource. The focus of our work was to improve lightweight cipher design performance, and manage energy to prolong battery life in even excessive consumption or power attacks.

Initially, models to capture performance metrics of lightweight cipher were developed. The models allow examination and evaluation of various design choices. The models successfully predicted energy trends in published reports with reasonable accuracy.

Next, the models were employed to guide improving future lightweight ciphers. Several conclusions were derived from the models. For example, the best choice for block size ($N_b$) for optimum $E_b$ occurs when the area contribution due to $N_b$ overcomes area contributions of single round and overhead logic. Our models show that the best $N_b$ can be found in the range [48-bit to 96-bit]. Also, increasing size of overhead logic from one round to two rounds increases energy per bit by 3.4%. For a 64-bit block size, it results in energy hike by 220%. Additionally, optimal number of rounds in cipher algorithm is heavily dependent on algorithmic and logic optimization techniques. In general, $R \leq 16$ is a favorable design choice as it reduces energy. High throughput is achieved with large block sizes and large number of implemented rounds. However, implementation with very large $r$ degrades both frequency and throughput.

Finally, a novel algorithm to manage cipher energy consumption is presented. It allows low-resource IoT device to encrypt critical messages during low-energy mode. The algorithm balances throughput, energy per bit and cipher active time. Such balancing is helpful to continue encryption operations during intervals of low-energy level caused by excessive energy consumption or power attacks. Results demonstrate that the algorithm enhances throughput when compared with low-energy implementation; and increases active time when compared with performance-optimized implementation.

There are few lessons learned from our research to improve future design of lightweight block ciphers. Since the space of design options and parameters is large, exercising every possible permutation would require significant effort. For successful future design, it is essential to start with near-optimum algorithm, and continue micro-optimizations at the implementation level. To achieve this goal, design options should be simplified and managed by simple and effective model. Further, design optimization should focus on the most important resource: energy. Not only energy guides optimization, but also should be monitored and guarded with smart algorithms from excessive use and power attacks.

Future work should apply the presented model and algorithm to lightweight asymmetric encryption algorithms for low-resource IoT devices. Also, future research could consider monitoring duty cycle to detect suspicious activity in the design. Unjustified high duty cycle would alert the algorithm of potential power attacks.

REFERENCES


**BASSAM J. MOHD** received the B.S. degree in computer engineering from KFUPM, Dhahran, Saudi Arabia, the M.S. degree in computer engineering from the University of Louisiana at Lafayette, and the Ph.D. degree from The University of Texas at Austin in 2008. He has worked for several semiconductor companies, including Intel, SUN, Synopsys, and Qualcomm. He is currently an Associate Professor with the Computer Engineering Department, The Hashemite University, Jordan. His research interest includes DSP designs, steganographic processors, encryption processors, image processing, speech recognition, and power/energy optimization.

**THAIER HAYAJNEH** received the M.S. and Ph.D. degrees in information sciences with a specialization in cybersecurity and networking from the University of Pittsburgh, Pittsburgh, PA, USA, in 2009 and 2005, respectively. He was a full-time Faculty Member of computer science with the New York Institute of Technology (NYIT) and the Founding Director of the Center of Excellence in Cyber Security, NYIT, from 2014 to 2016. He is currently the Founder and the Director of the Fordham Center for Cybersecurity, an Associate Professor of computer science, the Program Director of M.S. in cybersecurity and M.S. in data analytics with Fordham University, New York. He published over 65 papers in reputable journals and conferences. His research focuses on cybersecurity and networking, including wireless security, applied cryptography, blockchain, and cryptocurrency. He served on several NSF Cybersecurity review panels and serves as a CAE Reviewer and a Mentor for NSA. He served as the Program Chair on the technical program committee of several leading conferences, including IEEE NSS, GLOBECOM, and ICC. He is also serving as the Editor-in-Chief for EAI Endorsed Transactions on Pervasive Health and Technology, an Editor for ACM/Springer Wireless Networks, and a Guest Editor for other prestigious journals. He reviewed several prestigious journals (over 85 reviews) and received Sentinels of Science as a Peer Review Award from Publons.