An Investigation of Electric Field and Breakdown Voltage Models for a Deep Trench Superjunction SiC VDMOS

Tao Liu¹, Shengdong Hu¹, Jian’an Wang², Gang Guo³, Jun Luo², Yuan Wang¹, Jingwei Guo¹, and Yanmeng Huo¹

¹Chongqing Engineering Laboratory of High Performance Integrated Circuits, College of Communication Engineering, Chongqing University, Chongqing 400044, China
²The National Laboratory of Analogue Integrated Circuits, No. 24 Research Institute of China Electronics Technology Group Corporation, Chongqing 400060, China
³China Institute of Atomic Energy, Beijing 102413, China

Corresponding author: Shengdong Hu (e-mail: hushengdong@hotmail.com).

This work was supported in part by the National Natural Science Foundation of China under Grant 61574023, in part by the Science and Technology on Analogue Integrated Circuit Laboratory under Grant 6142802180508, in part by the Innovation Foundation of Radiation Application under Grant KFZC2018040207, and in part by the Fundamental Research Funds for the Central Universities under Grant 2018CDXYTX0008.

ABSTRACT The theoretical analysis of breakdown model for a deep trench superjunction (DT-SJ) SiC VDMOS is presented in this paper. The vertical electric field distribution is derived by the electric field decomposition. Then, a fitting dependence of the critical electric field on the doping concentration for the device is obtained, based on which, the model of breakdown voltage is given for the DT-SJ SiC VDMOS. Analytical results are compared with simulative results with the same thicknesses of drift region from 8 μm to 16 μm and the doping concentrations from 4×10¹⁶ cm⁻³ to 8×10¹⁶ cm⁻³. It is numerically demonstrated that the errors between model and simulation are less than 3% when N pillar and P pillar have the same width of 1μm.

INDEX TERMS Silicon carbide, Electric field, Breakdown voltage, Model

I. INTRODUCTION

Nowadays, Silicon Carbide (SiC) power devices have been increasingly applied to many new and emerging fields, such as hybrid and pure electric vehicles, intelligent power system, industrial control, defense and aerospace, due to their merits of comprehensive performances of higher voltage, higher temperature, higher power density, and more excellent thermal conductivity, compared with traditional Silicon and GaAs power devices [1-4]. Extensive researches have been carried out on SiC power devices to obtain better and better performance in the aspect of the breakdown voltage (BV), the specific on resistance ($R_{on,sp}$), the maximum gate oxide electric field ($E_{max,ox}$), and the gate charge ($Q_g$), etc [5-10].

Vertical Double-diffused MOSFET (VDMOS) is one of the mostly used power device due to its merits of high input impedance, fast switching, easily driven, etc. However, the conventional SiC VDMOS (C SiC VDMOS) suffers from gate oxide reliability under high electric field, low mobility in inversion, and the trade-off between BV and $R_{on,sp}$. Some structures and technologies have been widely investigated to reduce the gate oxide field for the SiC VDMOS [11-21].

Besides, in order to alleviate the trade-off between BV and $R_{on,sp}$, several technologies, which are widely used in silicon power device such as the trench structure and SJ [22], have been introduced into SiC VDMOS [23-24]. Trench structure is favorable in reducing $R_{on,sp}$ with the elimination of JFET effect and the shortening of transverse dimensions. SJ can reduce $R_{on,sp}$ and increase BV simultaneously [25-27], and is one of the most promising technologies for SiC power device [28]. Compared with the trench technology, the studies of SiC devices with the super-junction (SJ) principle are not as sufficient. In 2003, a 400-V SiC lateral SJ diode was reported to be fabricated for the first time [29]. In 2008, L. C. Yu and K. Sheng developed the models of the electric field distribution for the SiC SJ devices [30]. The models were the type of piecewise function, based on which the BV and $R_{on,sp}$ were calculated. In 2012, 5-20 kV SiC SJ diodes were reported by simulation, and the best trade-off between BV and $R_{on,sp}$ were obtained with structure parameters [31]. In 2014, Ryoji Kosugi et al. presented the first experimental demonstration of SiC SJ structure by multi-epitaxial growth,
and a BV of 1545 V with a $R_{m,sp}$ of 1.06 mΩ·cm² were measured [32]. In 2016, a SiC Schottky diode with partial SJ region processed by two groups of implantations was developed, and a BV of 1350V and a $R_{m,sp}$ of 0.92 mΩ·cm² were achieved [33]. In 2017, T. Masuda et al. reported that the 0.97 mΩ·cm²/7820 V SiC SJ V-Groove Trench MOSFET had been fabricated [34]. Since the SJ can improve the trade-off relationship between BV and $R_{m,sp}$, more studies of the structures and models for the SiC SJ devices are being still expected.

The research on the structure of a novel DT-SJ SiC VDMOS has been done [24]. Therefore, this paper continues to focus on the analysis and modeling of the electric field and BV based on the previous work. To begin with, the structure of DT-SJ SiC VDMOS is briefly presented. Then, the analytical distribution of the vertical electric field along the border of P pillar is obtained by the electric field decomposition method. Finally, with a fitting dependence of the SiC critical electric field ($E_{C,SC}$) and the doping concentration of the N/P pillars, the theoretical model of the BV is thus obtained. Finally, comparisons between the models and simulations are made to verify the accuracy of the proposed models.

2.2 Model of the Vertical Electric Field

Based on the SJ principle, the non-balances of the charges at the bottom of P pillar and at top of N pillar form the highest electric fields at the points [35]. Considering the breakdown characteristic, the electric field $E(0, y)$ along the left edge of the pillar P is derived. The DT-SJ structure can be decomposed into a PIN diode with reverse bias voltage of $V_d$ as shown in Fig. 2.(a), and a SJ structure with zero bias voltage as shown in Fig. 2.(b), respectively.

![Structure decomposition for electric field analysis](image)

$E_{PIN} = \frac{V_d}{L_d}$

(1)

It is assumed that both P and N pillars have the same width $W_t$ and the doping concentration $N_{jd}$ for analysis. P and N

![Cross section of Structures of SiC VDMOS. (a) C SiC VDMOS, (b) DT-SJ SiC VDMOS](image)
pillars are fully depleted. The electric potential in SJ satisfies the following 2-dimension Poisson equation:

\[
\frac{\partial^2 \phi_j(x, y)}{\partial x^2} + \frac{\partial^2 \phi_j(x, y)}{\partial y^2} = -\frac{qN_{sj}}{\varepsilon_{SiC}}
\]

where \(0 \leq y \leq L_d, 0 \leq x \leq W_j\) (2)

where \(\varepsilon_{SiC}\) is the permittivity of SiC, and \(q\) is the electron charge. The boundary condition of the Eq. (2) is:

\[
\begin{align*}
\left. \frac{\partial \phi_j(x, y)}{\partial x} \right|_{x=0} &= 0 \\
\left. \frac{\partial \phi_j(x, y)}{\partial x} \right|_{x=W_j} &= -2\left[\phi_j(W_j, y) - qN_{sj}W_j^2 / 2\varepsilon_{SiC}\right] / W_j \\
\phi_j(0, 0) &= 0 \\
\phi_j(0, L_d) &= 0
\end{align*}
\]

Solving Eq. (2) and Eq. (3), \(E_j(0, y)\) is derived as:

\[
E_j(0, y) = \frac{\partial \phi_j(0, y)}{\partial y} = \frac{qTN_{sj}}{\varepsilon_{SiC}} \left(\cosh\left(\frac{L_d - y}{T}\right) - \cosh\left(\frac{L_d - y}{T}\right)\right)
\]

where \(T\) is equal to \(W_d\sqrt{2}\).

According to superposition principle, \(E(0, y) = E_{PIN} + E_j(0, y)\), the electric field \(E(0, y)\) is obtained as:

\[
E(0, y) = V_d + \frac{qTN_{sj}}{\varepsilon_{SiC}} \left(\cosh\left(\frac{L_d}{T}\right) - \cosh\left(\frac{L_d - y}{T}\right)\right)
\]

Assuming that when \(E(0, L_d)\) reaches to \(E_{C, SiC}\), breakdown occurs, and BV related with \(N_{sj}, L_d\) and \(W_j\) for the DT-SJ SiC VDMOS can be obtained.

\[
N_{sj} = 6 \times 10^{16} \text{ cm}^{-3}. \quad \text{The drain voltage } V_d \text{ varies from } 600 \text{ V to } 2000 \text{ V. As the theoretical analysis, the maximum electric field } E(0, y) \text{ locates at } y = L_d \text{ and the electric fields keep almost constants in the middle of the SJ region. It is clear that the theoretical electric fields highly agree with the simulated results and there is a little discrepancies within the scope of } \pm 5\% \text{ in all cases. The electric fields with different lengths of drift region on the condition of the fixed } N_{sj} \text{ of } 6 \times 10^{16} \text{ cm}^{-3} \text{ are also shown in Fig. 4. The theoretical and simulated results also match well. Besides, the dependence of the electric field with doping concentration on the same } L_d \text{ of } 12 \mu m \text{ and } V_d \text{ of } 1800 \text{ V is also shown as Fig. 5. Adding the } N_{sj} \text{ from } 4 \times 10^{16} \text{ cm}^{-3} \text{ to } 8 \times 10^{16} \text{ cm}^{-3}, \text{ the results from Eq. (5) always match well with the simulative results.}
\]

\[
\text{FIGURE 4. Distributions of electric fields with different } L_d
\]

\[
\text{FIGURE 5. Distributions of electric fields with different } N_{sj}
\]

In a word, the relative errors between theoretical and simulated electric fields under different geometrical parameters are within the scope of \(\pm 5\%\), which show that the derived analytical electric field model for DT-SJ SiC VDMOS is usable.

III. MODEL OF THE BREAKDOWN VOLTAGE

2.3 Comparisons Between Theoretical and Simulated Electric Field Distributions

Both the theoretical and simulated electric fields are simultaneously shown in the Fig. 3 with a \(L_d\) of 12 \(\mu m\) and a
For power devices, once the electric field at any position reaches the critical field, breakdown occurs. Based on the above analysis, the electric field peak is \( E(0, L_d) \), which means that when \( E(0, L_d) \) increases to \( E_{C,SC} \), the breakdown happens in the DT-SJ SiC VDMOS. By integral of the electric field \( E \) from 0 to \( L_d \), BV is obtained as:

\[
BV = L_d \left[ \frac{E_{C,SC} - \frac{qTN_{sj}}{\varepsilon_{SC}} \cosh \left( \frac{L_d}{T} \right) - 1}{\sinh \left( \frac{L_d}{T} \right)} \right]
\]  

(6)

Obviously, the model of \( E_{C,SC} \) is the key point to the calculation of BV. A critical electric field model for SiC device had been derived by A. O. Konstantinov [36]:

\[
E_{C,SC} = \frac{2.49 \times 10^6}{1 - 0.25 \log_{10} (N_{sj}/10^{16})}
\]

(7)

Eq. (7) is obtained based on the epitaxial p-n diodes, in which, the interaction between the positive charges and the negative charges is totally in the vertical direction. In SJ device, there is lateral interaction between the two types of charges in P/N pillars. With the consideration of assisted depletion effect in SJ structure, the expression of the critical electric in Eq. (7) need to be modified. Two additional constants, \( a \) and \( b \), as shown in the following Eq. (8), are introduced to reflect the lateral depletion between the N pillar and the P pillar in the SJ structure.

\[
E_{C,SC} = \frac{2.49 \times 10^6}{1 - a \log_{10} (bN_{sj}/10^{16})}
\]

(8)

Here, two amendatory factors, \( a \) and \( b \), are estimated by two steps. At the first step, factors \( a \) and \( b \) are coarsely determined by massive simulation with a \( W_{sj} \) of 1 \( \mu \)m and a \( L_d \) of 12 \( \mu \)m, and \( a=0.45 \) and \( b=0.2 \) are then found. In the second step, factors \( a \) and \( b \) are finely determined by simulation with very small step, as shown in Figs. 6 (a) and (b). Ultimately, \( a=0.45 \) and \( b=0.19 \) are determined with constraint of maximum relative error between theoretical and simulated results less than 3%.

![Image](image1.png)

**FIGURE 6.** BV relative errors between model and simulation. \( L_d=12 \) \( \mu \)m. \( W_{N/P}=1 \) \( \mu \)m. (a) with different \( b \), (b) with different \( a \)

Based on Eq. (8), BV model for the DT-SJ SiC VDMOS is obtained as Eq. (9).

\[
BV = L_d \left[ \frac{2.49 \times 10^6}{1 - 0.45 \log_{10} (0.19N_{sj}/10^{16})} \frac{qTN_{sj}}{\varepsilon_{SC}} \cosh \left( \frac{L_d}{T} \right) - 1}{\sinh \left( \frac{L_d}{T} \right)} \right]
\]

(9)

The simulative results and theoretical results of BV are compared as shown in Fig. 7. The theoretical results from Eqs. (7) and (8) are both given with a \( W_{nj} \) of 1 \( \mu \)m and a \( L_d \) of 12 \( \mu \)m. It is obvious that the proposed BV model of Eq. (9) matches better with the simulative results, and the relative errors are less than 3% with doping concentration range from \( 4 \times 10^{16} \) cm\(^{-3} \) to \( 8 \times 10^{16} \) cm\(^{-3} \).

![Image](image2.png)

**FIGURE 7.** BVs between model and simulation with different N/P pillar doping concentrations \( N_{sj} \), \( L_d=12 \) \( \mu \)m. \( W_{N/P}=1 \) \( \mu \)m.

Eq. (9) is verified in comparison with the simulative results while \( L_d \) varies from 8 \( \mu \)m to 16 \( \mu \)m. As shown in Fig. 8, under all the used conditions, the relative errors are all less than 3%. 

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/
IV. CONCLUSIONS

The model of the vertical electric field is derived for the DT-SJ SiC VDMOS. By fitting the critical field of the SiC SJ structure, the theoretical model of the BV is thus obtained. Extensive simulations validate the models of the electric field and BV, which will be beneficial for quantitative prediction of the breakdown characteristic of the SJ SiC device.

REFERENCES

[40] Li Z., Naik H., Chow T. P., “Design of GaN and SiC 5-20kV vertical superjunction structures”, In Lester Eastman Conference on High Performance Devices (LEC), Providence, USA, August 2012, pp.1-4