Highly Efficient Implementation of NIST-Compliant Koblitz Curve for 8-bit AVR-based Sensor Nodes

SEOG CHUNG SEO\textsuperscript{1}, (Member, IEEE), and HWAJEONG SEO\textsuperscript{2}

\textsuperscript{1}The Affiliated Institute of ETRI, Daejeon, South Korea (e-mail: seoseogchung82@gmail.com)
\textsuperscript{2}IT Convergence Division, Hansung University, Seoul, South Korea (e-mail: hwajeong84@gmail.com)

Corresponding author: Hwajeong Seo (e-mail: hwajeong84@gmail.com).

\section*{ABSTRACT}
This paper presents an efficient implementation of Elliptic Curve Cryptography over NIST K-233 curve for 8-bit AVR microcontrollers commonly used for sensor nodes in wireless sensor networks. Until now, several ECC implementations over NIST-compliant curves have been presented on 8-bit sensor nodes. However, most of them do not provide 112-bit security level currently recommended by NIST. Although some works provide more than 112-bit security level, their performance needs to be improved in order to be executed properly on resource-constrained sensor nodes. For optimizing the performance of ECC, we focus on the efficiency of field arithmetics and propose several optimization techniques. First, we present a novel polynomial multiplication technique based on multiplier-encoding. The proposed method significantly reduces the required number of registers for a multiplier, which allows the larger block size for Karatsuba Block-Comb (\textit{KBC}) method. The proposed method provides around 17.05\% of improvement compared with the best result previously presented. Second, we optimize modular squaring and reduction algorithms considering the features of 8-bit AVR, and each of them provides around 21.86\% and 3.7\% improvements compared with the related works. With proposed methods, we present two versions of ECC implementation: \textit{HF} (Highly-Fast) and \textit{HS} (Highly-Secure) over NIST K-233 curve on a 8-bit ATmega128. Especially, \textit{HF} version outperforms the best result previously implemented on the same curve by 18.6\% and 34.5\% for a variable and a fixed-based scalar multiplication, respectively. Furthermore, on the 8-bit AVR platform, our ECC implementation shows the best performance compared with other existing implementations over both NIST-standardized prime or binary curves.

\section*{INDEX TERMS} Polynomial Multiplication, Elliptic Curve Cryptography, Software Implementation, Simple Power Analysis, Wireless Sensor Networks, NIST curves, 8-bit AVR, Koblitz curves

\section*{I. INTRODUCTION}
Wireless sensor networks (WSNs) are ad-hoc networks composed mainly of hundreds or thousands of tiny sensor nodes and they have been widely used for various applications such as monitoring services, battlefield reconnaissance, emergency rescue operations, and so on, in the recent past. Sensor nodes use wireless channel which is considered to be easy to eavesdrop or change messages and WSNs are often deployed in unattended environments where they can be easily captured or compromised by adversaries. That is why security mechanism is an integral factor for ensuring reliable and secure services on WSNs. However, achieving security on WSNs is not easy because sensor nodes in WSNs are battery-powered and very resource-constrained with respect to computing and memory capabilities. For example, MICAz mote, one of the most widely used sensor motes, equips an 8-bit AVR ATmega128 microcontroller, which is clocked at 7.3728 MHz and has 4Kbytes of RAM and 128Kbytes of ROM.

In early days, it had been thought that Public-Key Cryptosystems (PKCs) were infeasible in resource-constrained sensor nodes and thus, many symmetric-key-based security protocols were proposed for securing communications on WSNs. However, they have several limitations such as inefficient key management, complex key exchange structure, and so on. Thus, many researches have been tried to apply PKCs...
such as RSA, DSA, and elliptic curve cryptography (ECC) for secure key establishment and efficient key management to WSNs. ECC has been regarded as a better choice for WSNs than conventional PKCs such as RSA, DSA, and DH (Diffie-Hellman), because it provides equivalent security with much smaller key sizes. For example, the security level of 160-bit key in ECC is equivalent to that of 1024-bit key in RSA. Thus, using ECC results in lower memory and bandwidth consumption on WSNs. Furthermore, through many researches, it is known that a scalar multiplication, the most expensive part of all ECC-based protocols, takes only 5% to 10% of the execution time of a modular exponentiation needed for RSA at the same security level [1], [2].

Recently, many ECC implementations over NIST-compliant curves on 8-bit sensor motes have been reported in the literature and their main purpose is to optimize the performance of a scalar multiplication, which is the most time-consuming part of ECC-based protocols [1]–[12]. Even though they could prove the feasibility of using ECC on 8-bit AVR microcontrollers by making full use of well-known optimization algorithms at each level of ECC implementation hierarchy, we will cover the detail about the ECC implementation hierarchy in Section II, most of them do not provide 112-bit security level currently recommended by U.S. NIST (National Institute of Standards and Technology). According to the recommended key sizes from NIST [13], [14], ECC implementations providing at least 112-bit security should be used from 2016 to 2030. Therefore, we present an optimized ECC implementation over NIST-compliant K-233 curve providing 112-bit security on the popular 8-bit AVR ATmega128 microcontroller. To optimize the performance of the scalar multiplication, we focus on developing efficient field arithmetic algorithms in polynomial multiplication, modular squaring, and reduction. In particular, since the polynomial multiplication occupies almost 80% of a scalar multiplication, it is crucial to optimize the performance of the polynomial multiplication for efficiency.

A. ECC IMPLEMENTATIONS ON 8-BIT AVR MICROCONTROLLERS

In the past decades, several ECC implementations have been presented on 8-bit AVR microcontrollers. They can be divided into two types of implementation: one over prime curves and the other over binary curves. In this section, we use $cc$ notation for clock cycles timing.

1) ECC Implementations over Prime Curves

Gura et al. [3] presented the first implementation results of prime field ECC and RSA on 8-bit AVR microcontrollers. The work demonstrated that if traditional PKCs were efficiently implemented considering the characteristics of target devices, they can be feasible for resource-constrained devices. For optimizing the performance of PKCs, they focused on the underlying field multiplication occupying around 80% of PKC operation such as an exponentiation in RSA or a scalar multiplication in ECC. Then they proposed the new hybrid multiplication method, which makes full use of available registers on 8-bit AVR by combining the row-wise and the column-wise multiplication methods. Gura et al.’s implementation over NIST P-224 curve could compute a scalar multiplication within 17,520,000 $cc$ on 8-bit AVR microcontroller clocked at 8MHz. TinyECC [4] was the first well-known classic cryptographic library for 8-bit AVR-based, 16-bit MSP-based, and 32-bit ARM-based sensor nodes. TinyECC supports several NIST-recommended elliptic curve domain parameters, ranging from P-128 to P-192. For efficiency, TinyECC applied several well-known optimization techniques such as hybrid multiplication for field multiplication and sliding window methods for scalar multiplication. In case of P-192, TinyECC could compute a scalar multiplication within 21,381,120 $cc$. Uhsadel et al. [5] presented an estimated timing of 5,603,328 $cc$ for computing a scalar multiplication over P-160 curve on an 8-bit AVR microcontroller running at 7.3728MHz. The latest work regarding ECC implementation over NIST prime curve on 8-bit AVR microcontroller is from [1], [2]. Namely, Liu et al. implemented all primitives for ECDH and ECDSA protocols over NIST P-192 on 8-bit ATmega128 processor and got timings of 3,460,000 $cc$ and 8,620,000 $cc$ for a fixed-base scalar multiplication and a variable-base scalar multiplication, respectively.

Recently, several new types of ECC curves such as Curve25519 [15], MoTE Curve [16], [17], Kummer surface [18], and Four$^Q$ [19] have been developed for high security level. In [20], Hutter et al. presented the first result of the Networking and Cryptography library (NaCl) on the 8-bit AVR family of microcontrollers. They included Curve25519 curve providing 128-bit security as an ECC primitive in NaCl, and a scalar multiplication on the curve consumed 22,791,579 $cc$. Düll et al. also optimized X25519 key-exchange protocol over Curve25519 for 8-bit AVR, 16-bit MSP430X, and 32-bit ARM Cortex-M0 microcontrollers, and they achieved 13,900,397 $cc$ for 8-bit ATmega2560 processor [21]. Renes et al. presented $\mu$Kummer implementation on 8-bit AVR ATmega and got a timing of 9,513,536 $cc$ for a full scalar multiplication. In [17], Liu et al. presented ECC implementations over MoTE curves [16], the next generation lightweight curves, on 8-bit AVR and 16-bit MSP processors. On 8-bit ATmega128 processor, their implementation over P223 MoTE curve consumes 6,048,000 $cc$ and 12,879,000 $cc$ for a fixed-base scalar multiplication and a variable-base scalar multiplication. Among the new types of aforementioned curves on 8-bit AVR platforms, Four$^Q$ provides the best performance. Liu et al. presented highly optimized Four$^Q$ implementation on 8-bit AVR ATxmega256A3 microcontroller and their implementation consumed 3,007,300 $cc$ and 6,561,500 $cc$ for a fixed-base scalar multiplication and a variable-base scalar multiplication [22].

In summary, with regard to NIST prime curves providing
at least 112-bit security on 8-bit AVR platforms, Liu et al.’s work over NIST P-192 curve provides the best performance as 3,460,000 cc and 8,620,000 cc for a fixed-base scalar multiplication and a variable-base scalar multiplication, respectively [2]. Regarding the new types of curves, FourQ implementation provides the best performance as 3,007,300 cc and 6,561,500 cc for each of a fixed-base and a variable-base scalar multiplication [22].

2) ECC Implementations over Binary Curves

Compared to ECC implementations over prime curves on 8-bit AVR platforms, the number of ECC implementations over binary curves is relatively small. This is because the most time-consuming operation in ECC operations is polynomial multiplication, and 8-bit AVR does not provide a generic carryless multiplier for polynomial multiplication. Therefore, multiplication over binary fields is much slower than that over prime fields on 8-bit AVR platforms. In [6], Malan et al. implemented ECC over 163-bit binary curve for ECDH key agreement protocol. However, their implementation showed that the computation cost of 251,862,220 cc was expensive for the embedded processors. Yan and Shi implemented ECC over $GF(2^{163})$ and it computed a scalar multiplication over 163-bit binary curve in 111,183,513 cc [7], which was still high to be used on 8-bit AVR. Eberle et al. implemented ECC over $GF(2^{163})$ in Assembly language and obtained a timing of 331,20,000 cc for computing a scalar multiplication [8]. NanoECC showed that a scalar multiplication over K-163 curve could be computed in 15,925,248 cc on 8-bit MICAz sensor clocked at 7.3728MHz [9]. For efficiency of polynomial multiplication, they utilized López-Dahab’s LUT-based polynomial multiplication method (so-called wLIR comb method) and Karatsuba method [23]. In [10], Seo et al. presented TinyECC, which is the first ECC implementation over K-163 Koblitz curve on 8-bit Atmega128. They showed that the ECC implementation over binary Koblitz curve can be faster than that over prime curve if it is optimized properly by improving the performance of field arithmetics such as polynomial multiplication and reduction. For efficiency of polynomial multiplication, they optimized wLIR comb method by reducing the number of redundant memory accesses, and they replaced computation of $ECDBL$ with cheap field squarings by utilizing the property of Koblitz curves. Finally, they achieved a timing of 8,404,992 cc for a scalar multiplication. Kargl et al. implemented a scalar multiplication over $GF(2^{167})$ optimal extension field (OEF) with Montgomery Ladder for SPA-resistance and got a timing of 6,100,462 cc on an 8-bit AVR clocked at 8MHz [24]. Aranha et al. presented highly optimized ECC implementations over Koblitz curves [11]. They implemented K-163 and K-233 Koblitz curves on an 8-bit ATmega128 processor clocked at 7.3728MHz, and they achieved timings of 2,138,112 cc (resp. 4,866,048 cc) and 2,359,296 cc (resp. 5,382,144 cc) for a fixed-base scalar multiplication and a variable-base scalar multiplication over K-163 curve (resp. K-233 curve). For efficiency, they introduced a rotating register mechanism for López et al.’s LUT-based polynomial multiplication. In [12], Seo et al. optimized the polynomial multiplication over $GF(2^{163})$ with their proposed Karatsuba Block-Comb (KBC) multiplication method, and achieved a timing of 2,138,112 cc for a variable-base scalar multiplication over K-163 Koblitz curve on 8-bit AVR.

In summary, with respect to K-163 curve providing 80-bit security level on 8-bit AVR platforms, Seo et al.’s work provides the best performance as 2,138,112 cc for a variable-base scalar multiplication [12]. Regarding to K-233 curve providing 112-bit security level, Aranha et al.’s work achieved the best timing result as 4,866,048 cc and 5,382,144 cc for a fixed-base scalar multiplication and a variable-base scalar multiplication, respectively [11].

B. OUR CONTRIBUTIONS

The contributions of this paper are summarized as follows:

- **Presenting a novel polynomial multiplication.** We propose a new method which can significantly improve the performance of Block-Comb (BC)-based polynomial multiplication. Through the proposed multiplier encoding, the proposed multiplication method significantly reduces the required number of registers for a multiplier from $O(n)$ to $O(1)$. The method scans the multiplier in bit-wise rather than traditional byte-wise, which increases the size of block and significantly reduces the number of partial products. The method is also well integrated with Karatsuba method. Finally, the polynomial multiplication over $GF(2^{233})$ requires only 6,896 and 6,248 clock cycles for w/ and w/o encoding, which achieves 17.05% and 24.84% of improvements compared with the best result previously presented, respectively.

- **Optimized Modular Squaring and Reduction.** We also present optimized implementations of modular squaring and reduction for $GF(2^{233})$ on 8-bit AVR. The proposed modular squaring and reduction could achieve around 21.86% and 3.7% of improvements compared with the previous best results over $GF(2^{233})$.

- **Developing two versions of HF (Highly-Fast) and HS (Highly-Secure) ECC implementation.** We present two versions of ECC implementation. HF version focuses on performance and it outperforms the previous best results on the same curve by 18.6% and 34.5% for a variable and a fixed-based scalar multiplication, respectively. The HS ensures security against Simple Power Analysis (SPA) and Differential Power Analysis (DPA) by using regular w/TNAF method and randomized coordinate system, respectively.

The remainder of this paper is organized as follows. In Section II, we briefly introduce the basic of ECC in-
cluding Koblitz curves and its implementation hierarchy, and we also describe the main features of the 8-bit AVR ATmega128 processor. Section III overviews the previous state-of-art implementations of polynomial multiplication over 8-bit AVR platforms. In Section IV, we describe the proposed field arithmetic algorithms, especially the proposed polynomial multiplication technique, optimized for 8-bit AVR processors. Section V describes the rationale for the selection of proper algorithms at an elliptic curve operation level. Section VI describes our approaches for SCA security. Section VII compares our implementation with other existing ECC implementations over 8-bit AVR platforms. Finally, we conclude the paper with some future works in Section VIII.

II. PRELIMINARIES

In this section, we describe the overview of ECC over $GF(2^m)$, its implementation hierarchy, and the characteristics of 8-bit AVR microprocessors.

A. ELLIPTIC CURVE CRYPTOGRAPHY AND KOBLITZ CURVES

Elliptic Curve Cryptography (ECC) [25]–[27], introduced by Neal Koblitz and Victor S. Miller in 1985, is one of the most widely used Public Key Cryptosystems (PKCs). The security of ECC is based on the hardness of ECDLP (Elliptic Curve Discrete Logarithm Problem), and it is believed that ECC provides an equivalent security level of existing PKCs such as RSA and DSA with a much smaller key size. An elliptic curve $E$ over a field $\mathbb{K}$ is a set of solutions $(x, y) \in \mathbb{K} \times \mathbb{K}$ which satisfies following *Weierstrass equation*

$$E/\mathbb{K} : y^2 + a_1 xy + a_3 y = x^3 + a_2 x^2 + a_4 x + a_6$$

(1)

where $a_1, a_2, a_3, a_4, a_6 \in \mathbb{K}$ and the curve discriminant is $\Delta \neq 0$; together with a *point at infinity* denoted by $O$. If $\mathbb{K} = GF(2^m)$, then the curve is called a binary curve. Koblitz curves [25], [26], [28] are special curves among binary curves, and they are defined as a following equation.

$$y^2 + xy = x^3 + ax^2 + 1$$

(2)

where $a \in \{0, 1\}$.

Given an elliptic point $P = (x, y) \in GF(2^m)$ and an integer $k$, the operation $k \cdot P$ is called *scalar multiplication (SM)*. Since SM is a computationally dominant operation in ECC-based security protocols, such as ECDH key agreement, ECIES encryption, and ECDSA signature algorithms, it needs to be computed efficiently. Computing $k \cdot P (\sigma_{i=0}^{m-1} k; i^i P)$ where $k_i$ is $i$-th bit of $k$ is composed of two types of elliptic curve operations: *Elliptic Curve Point Addition (ECADD)* which adds two different points such as $(P_1 + P_2)$ and *Elliptic Curve Point Doubling (ECDBL)* which doubles a point such as $(2P_1)$. Unlike ordinary binary curves, Koblitz curves have an advantage such that $ECDBL$ can be replaced by efficiently computable Frobenius map $\tau(x, y) = (x^3, y^3)$, $\tau(\infty) = \infty$ with $\tau$ expansion of scalar $k$. Thus, the performance of SM on Koblitz curves can be much improved compared with that on ordinary binary curves.

We target on the efficient ECC implementation over K-233 Koblitz curve recommended by NIST standard. This curve provides at least 112-bit security satisfying the current key size recommended by NIST [13], [14]. Indeed, K-233 curve is currently included in approved algorithm list of NIST CAVP (Cryptographic Algorithm Validation Program) [29] in CMVP (Cryptographic Module Validation Program) [30] and thus, it is widely used in certificated cryptographic modules including OpenSSL and BouncyCastle [31].

**B. IMPLEMENTATION HIERARCHY OF KOBLITZ CURVES**

In order to implement ECC protocols, three levels of operations are required. Fig. 1 describes the implementation hierarchy of Koblitz curve-based ECC and its corresponding arithmetic algorithms. Since the selections of algorithms at each level directly affect the performance of ECC implementation, it is necessary to carefully select proper algorithms to implement them considering the features of target platforms in terms of instruction sets, memory sizes, and a length of register files (In Section V, we will describe our selection of proper algorithms for an optimal performance in detail).

A scalar multiplication (SM) which computes $k \cdot P$ for given a scalar $k$ and point $P$ is a computationally dominant operation in ECC-based security protocols. An SM requires elliptic curve point arithmetics such as *ECADDs* and *ECDBLs*. Many optimization algorithms including sliding window [32], Comb-based method [33], w/TNAF [28] have been proposed for optimizing the performance of SM, and their aim is to reduce the number of *ECADDs* when computing an SM (Note that with w/TNAF, *ECDBL* can be replaced by efficiently computable Frobenius map).

$$3ECDBL$$ is computed at each bit and *ECADD* is computed when the bit is set to 1 [26].
**ECADD** and **ECDBL** are composed of field arithmetics such as field multiplication, squaring, reduction, addition, and inversion. Especially, each of **ECADD** and **ECDBL** in an affine coordinate system requires operating a field inversion, and this is the most expensive operation in field arithmetics (It is known that $\frac{1}{M} > 30$ on 8-bit AVR platforms). To replace field inversion with other relatively cheap field arithmetics, efficient coordinate systems, such as projective, Jacobian, and López–Dahab (LD), and mixed coordinate systems [26], [34], have been proposed. Except for field inversion, field multiplication (polynomial multiplication in $GF(2^n)$) is the most expensive operation when computing an SM (it occupies almost 80% of computational overhead). Thus, the main purpose in this paper is to develop an efficient polynomial multiplication method by maximizing the use of available registers in 8-bit AVR platforms. Field squaring and reduction need to be carefully implemented because they are also one of the most frequently used operations in elliptic curve operations.

**C. 8-BIT AVR MICROCONTROLLER**

Nowadays, 8-bit AVR microprocessors are widely used for various applications such as smartcards and sensor nodes in WSN. An 8-bit AVR, such as Atmel ATmega128, has 32 general-purpose registers $(R_{31}, \ldots, R_1, R_0)$ and six of them are used for memory address pointers (Each pair of $(R_{28}, R_{27}), (R_{28}, R_{29}),$ and $(R_{30}, R_{31})$ are aliased as $X$, $Y$, and $Z$ pointer register, respectively) [35]. The AVR microprocessors have separate memory areas and buses for program and data in a simple single-issue pipeline. It has a total of 133 instructions, and each instruction has a fixed latency. For example, the arithmetic/logical instructions (e.g. arithmetic add ADD, bit-wise XOR EOR, logical shift left LSL and so on) are executed in a single clock cycle, while memory access instructions (e.g. load LD, store ST and so on) take two clock cycles [35]. 8-bit AVR has limited computation and memory capabilities. For example, in case of 8-bit Atmega128, it has only 4Kbytes of RAM and 128Kbytes of ROM, and it runs at 7.3728MHz.

**III. POLYNOMIAL MULTIPLICATION ON 8-BIT AVR PLATFORMS**

Since polynomial multiplication is the most performance-critical operation when computing an SM, many studies for optimizing an arithmetic on 8-bit AVR platforms have been conducted [10]–[12], [36]–[39]. They are mainly divided into two categories: LUT-based methods (known as u/LtR Comb) [10], [11], [36], [37] and Block-Comb (BC)-based methods [12], [38], [39]. Since the number of available registers is limited on 8-bit AVR (only 26 general purpose registers, except for 6 memory address pointer registers, are available), a number of memory accesses occur when computing polynomial multiplication. For example, at least 120 registers are required to hold a whole set of a multiplicand, a multiplier, and a result of polynomial multiplication over $GF(2^{233})$. However, since only 26 registers are available, only some parts of operands can be maintained in the registers, which results in a number of redundant memory accesses. Thus, the main concern of researches on polynomial multiplication on 8-bit AVR microcontrollers is to minimize the number of redundant memory accesses by optimizing the use of available registers.

Before describing our proposed polynomial multiplication method, this section briefly describes existing polynomial multiplication methods and some notations on 8-bit AVR platforms.

**A. POLYNOMIAL MULTIPLICATION AND SOME NOTATIONS**

Polynomial multiplication is $A \cdot B$ where $A = \sum_{i=0}^{m-1} a_i z^i$, $B = \sum_{i=0}^{m-1} b_i z^i \in GF(2^n)$. $A$ and $B$ mean a multiplicand and a multiplier, and the result of polynomial multiplication $C$ can be expressed as $C = \sum_{i=0}^{m-1} A \cdot b_i z^i$. The most basic polynomial multiplication algorithm is shift-and-add method. It scans the multiplier from 0-th bit to $(m-1)$-th bit. At each iteration, multiplicand $A$ is left-shifted such as $A \cdot z^i$, and if the bit of multiplier $B$ is set 1, then the left-shifted multiplicand is XORed with the accumulator (Namely, if $i$-th bit of the multiplier is set 1, then, $A \cdot z^i$ is XORed with the accumulator). Comb method, the basic algorithm for LUT-based methods and Block Comb method, improves the performance of polynomial multiplication by utilizing the fact that if $A \cdot z^k$ has been computed for some $k \in [0, W-1]$ (in case of 8-bit AVR platforms, $W$ is 8), $A \cdot z^{Wj+k}$ can be easily obtained by appending $j$ zero words to the right of the vector representation of $A \cdot z^k$. Thus, it can reduce the number of shift operations compared with the basic shift-and-add algorithm. There are two types of Comb methods: LtR Comb method and RlL Comb method. While LtR Comb method proceeds from MSB (Most Significant Bit) to LSB (Least Significant Bit), RlL Comb method operates from LSB to MSB [26], [36].

Throughout the paper, we will use following notations. $R_i$ means the $i$-th general purpose register where $0 \leq i \leq 31$. The operators $\oplus$, $\ll$, and $\gg$ denote XOR, logical left shifts, and logical right shifts. $A[i]$ means the $i$-th byte (or word) of $A$ and it is composed of eight bits like $(a_{8i+7}, \ldots, a_{8i})$. Finally, $A[i, \ldots, j]$ represents bytes (words) from $A[j]$ to $A[i]$, respectively.

**B. LOOK-UP TABLE METHOD**

Look-Up Table (LUT)-based polynomial multiplication, originally introduced by López et al. [26], [36], is an extension of LtR Comb method (so-called u/LtR Comb method), and it executes polynomial multiplication by $w$-bit unit rather than single bit unit at the expense of a precomputation table, which results in the reduction of the number of bit operations such as shift and XOR operations. It first builds a precomputation table about all possible results of $A \cdot u(z)$ for all polynomials $u(z)$ of degree at most $w-1$. Then, it scans multiplier $B$ by $w$-bit unit at a time from MSB to LSB and takes the corresponding value
from the precomputation table, and the value is XORed with the intermediate result without computing it. On 8-bit AVR platforms, it is known that 4-bit is the optimal width \( w \) for LUT-based method, which requires \( 16 \times n \)-bit of RAM memory for accommodating a table composed of 16 polynomials from \( 0 \cdot A \) to \( (z^3 + z^2 + z + 1) \cdot A \). LUT-based method has been widely implemented on 8-bit AVR platforms \([10],[11],[37]\). Seo et al. implemented 163-bit polynomial multiplication with NesC language on 8-bit ATmega128 microcontroller, and they improved the original LUT-based method by reducing the number of redundant memory accesses by combining two iterations of the main loop into one \([10]\). In \([11],[37]\), Aranha et al. introduced a rotating register mechanism which could significantly reduce the number of memory accesses for LUT-based polynomial multiplication method. They implemented the proposed method in Assembly language and achieved timings of 4,508 \( cc \), 8,314 \( cc \), and 11,727 \( cc \) for computing each polynomial multiplication over \( GF(2^{163}) \), \( GF(2^{233}) \), and \( GF(2^{271}) \), respectively. Even though LUT-based methods provide good performance, they are inherently vulnerable to side channel analysis (SCA) using memory-address information \([40],[41]\) due to huge memory accesses. Furthermore, they require relatively large RAM consumption considering the limited RAM size of 4K-bytes on 8-bit AVR platforms.

C. BLOCK-COMB METHOD

As an alternative to LUT-based methods, Block-Comb (BC) method was firstly introduced in \([38]\) for efficient polynomial multiplication of \( \eta \) pairing computation on 8-bit Atmega128 microcontroller. In BC method, a multiplier and a multiplicand are divided into equal-sized blocks of \( s \)-byte, and partial products of divided multiplicands and multipliers are computed in a column-wise fashion. In other words, in BC method, the available registers are divided into three parts: \( s \) registers for a block-sized multiplicand, \( s \) registers for a block-sized multiplier, and \( 2s + 1 \) for the result of partial products. Since the intermediate results are maintained in \( 2s + 1 \) working registers, the results of partial products belonging to the same column can be directly updated to the registers without accessing memory, which reduces the number of redundant memory accesses. In \([38]\), Shirase et al. concluded that the optimal block size \( s \) is 6 because \( (4s + 1) < 26 \). The original BC computes a polynomial multiplication over \( GF(2^{239}) \) within 9,511 clock cycles \((cc)\).

Seo et al. extended the size of block from 6 to 7 by suggesting Unbalanced Block-Comb method (UBC) for \( GF(2^{2163}) \) multiplication \([39]\). They utilized the fact that the tested bits of a multiplier are no longer necessary during the process of a partial product, and recycled this register for holding the Most Significant Byte of the multiplicand. As a result, the extended block size reduces the number of partial products from 16 to 9 when computing a polynomial multiplication over \( GF(2^{2163}) \) (Note that 7-word (resp. 6-word) block size divides 163-bit polynomial into three blocks (resp. four blocks)). Afterward, Seo et al. proposed Karatsuba Block-Comb method by combining Karatsuba technique with Block-Comb \([12]\), which reduces the number of partial products further from 9 to 6 at the expense of several cheap field additions when computing a polynomial multiplication over \( GF(2^{2163}) \).

From these researches, it is widely believed that the maximum block size in BC-base methods is 7 (56-bit). However, we need to extend the block size for efficient polynomial multiplication over larger fields for providing at least 112-bit security.

IV. PROPOSED FIELD ARITHMETIC ALGORITHMS

In this section, we describe our optimization strategies for efficient arithmetics in multiplication, squaring, and reduction over \( GF(2^{233}) \) on 8-bit AVR platform. Especially, with respect to polynomial multiplication, our method breaks the common idea that the maximum block size of BC-based methods on 8-bit AVR microcontrollers is 7-byte.

A. PROPOSED POLYNOMIAL MULTIPLICATION METHOD

1) Block-Comb Method with Multiplier-Encoding

Our proposed polynomial multiplication method is basically based on BC method, and its main idea is reordering the process of BC method. Alg. 1 describes the basic of BC method for 56-bit polynomial multiplication \([12],[39]\). The sets of registers are reserved for holding a multiplicand \((R_{21}, \ldots, R_{14})\), a multiplier \((R_{28}, \ldots, R_{22})\), and a partial products from 16 to 9 when computing a polynomial multiplication over \( GF(2^{2163}) \) (Note that 7-word (resp. 6-word) block size divides 163-bit polynomial into three
and an accumulator \((R_{13}, \ldots, R_0)\). Step 4–7 load multipliers \(A\) and multiplier \(B\) and Step 9–20 compute partial products with \(RtL\) (Right-to-Left) Comb fashion\(^5\) [26]. In the main loop of the product, \(i\)-th bit of the registers holding the bit of the multiplier is tested from \(l = 0\) to \(l = 7\). In other words, \(i\)-th bit of each register \((R_{22+m}, 0 \leq m \leq 6)\) for the multiplier is tested and if the bit is set, the multiplicand is XORed with the accumulator through Step 12–14. In particular, the multiplier should be maintained in the set of registers, since every register in this set is scanned during each loop of the partial product computation. In the proposed method, on the other hand, only one register is required for maintaining the multiplier in the process of partial product through multiplier-encoding. Thus, the proposed Block-Comb method can extend the block size of \(BC\) method with the saved registers and significantly reduces the number of partial products required for computing polynomial multiplication.

In order to encode the bits of multiplier \(B\), the following Equation 3 is required.

\[
E(i) = \{i \mod 64 \times 8 \mod 63 + [i \gg 6] \times 64\}\]  \(3\)

The Equation moves the \(i\)-th bit of the multiplier to \(E(i)\)-th bit position in the encoded multiplier. Each bit column of eight-byte groups in the original multiplier is packed and transposed into a byte row in the encoded multiplier. On 8-bit AVR microcontroller, this encoding process can be efficiently implemented with \(lsr\) (logical shift right) and \(ror\) (rotate right) instructions. Alg. 2 shows the proposed encoding method over \(GF(2^{233})\) on 8-bit AVR microcontroller\(^6\). The original 233-bit multiplier is divided into four groups, consisting of 8-byte, as on the left side of Figure 2. Each group ranging from 0 to 2 has 8-byte, but

\(^5\)\(RtL\) means that the partial product proceeds as scanning the multiplier from LSB to MSB.

\(^6\)Since the proposed method is generic, the method can be applied to the other bit lengths and microprocessors with simple modifications.
Algorithm 3 Proposed Block-Comb multiplication on 64-bit with multiplier encoding in register level, where \(R_{23}, \ldots, R_{0}\), \((R_{24}, \ldots, R_{16})\), and \(R_{32}\) are reserved for an accumulator, a multiplicand, and a multiplier.

**Require:** Two eight-bit multiplicand \(A\) and encoded multiplier \(EB\).

**Ensure:** \(C(128\text{-bit}) = A \cdot B\).

1. **(Initializing accumulator)**
   - for \(j = 0 \text{ to } 15\) do
     - \(R_{j} \leftarrow 0\)
   - end for

2. **(Loading multiplicand)**
   - for \(l = 0 \text{ to } 7\) do
     - Load \(R_{16+l} \leftarrow A[8j + l]\)
   - end for

3. **(Loading multiplier)**
   - for \(m = 0 \text{ to } 7\) do
     - \(R_{m+n} \leftarrow R_{m+n} \oplus R_{16+n}\)
   - end for

4. **(Shifting multiplicand)**
   - if \(l \neq 7\) then
     - \((R_{24}, \ldots, R_{16}) \leftarrow (R_{24}, \ldots, R_{16}) \ll 1\)
   - end if

5. **end for**

Group 3 has 6-byte because the multiplier is in \(GF(2^{53})\), which only occupies 233-bit. This is why the encoding process for Group 3 is slightly different from that for Group 0, 1, and 2. In Alg. 2, each byte of a group is right-shifted for packing each bit column of bytes groups with a \texttt{lsr} instruction and the packed bits are held in \(R_{8}\) register with a \texttt{ror} instruction. The encoded multiplier is stored in \(EB\) and the size of \(EB\) is slightly larger than \(B\) (The size of \(EB\) is 32-byte while the size of \(B\) is 30-byte). The right side of Figure 2 shows the result of the proposed multiplier encoding over \(GF(2^{253})\).

In Alg. 3, the proposed Block-Comb multiplication algorithm for computing a 64-bit partial product is described. It computes a partial product with \texttt{RiL} Comb fashion using the encoded multiplier \(EB\). In particular, it only uses a single register for holding target bits of the multiplier, since each byte of \(EB\) contains each bit column of the original multiplier’s eight-byte groups (Alg. 3 reserves 16 registers, 9 registers, and a single register for holding an accumulator, a multiplicand, and a multiplier during the process of computing partial products, respectively). Thus, the proposed method reduces the number of required registers for holding a multiplier of \(n\) words from \(O(n)\) to \(O(1)\). With the proposed Block-Comb, a polynomial multiplication over \(GF(2^{253})\) can be computed with sixteen 64-bit partial products.

2) Integration with Karatsuba Technique

The number of partial products is optimized again by applying Karatsuba method. Since the size of the proposed Block-Comb method is 8 words (64-bit) on 8-bit AVR microcontroller, the operands over \(GF(2^{253})\) are divided into four-term polynomials so that a multiplicand

\[
A(x) = A_3x^3 + A_2x^2 + A_1x + A_0 \quad \text{and a multiplier}
\]

\(B(x) = B_3x^3 + B_2x^2 + B_1x + B_0\) where \(x\) is \(2^{64}\). The detailed computations are given in Equation 4.

\[
A(x) \cdot B(x) = (M_3x^3 + M_2x^2 + M_1x + M_0) \cdot (x^3 + x^2 + x + 1) + M_0x^3 + (M_5x^2 + M_4) \cdot (x^3 + x) + (M_7x + M_6) \cdot (x^3 + x^2)
\]

\[
M_0 = A_0 \times_{64\text{-bit}} B_0, M_1 = A_1 \times_{64\text{-bit}} B_1,
\]

\[
M_2 = A_2 \times_{64\text{-bit}} B_2, M_3 = A_3 \times_{64\text{-bit}} B_3,
\]

\[
M_4 = (A_1 + A_0) \times_{64\text{-bit}} (B_1 + B_0),
\]

\[
M_5 = (A_3 + A_2) \times_{64\text{-bit}} (B_3 + B_2),
\]

\[
M_6 = (A_2 + A_0) \times_{64\text{-bit}} (B_2 + B_0),
\]

\[
M_7 = (A_3 + A_1) \times_{64\text{-bit}} (B_3 + B_1),
\]

\[
M_8 = (A_3 + A_2 + A_1 + A_0) \times_{64\text{-bit}} (B_3 + B_2 + B_1 + B_0)
\]  \hfill (4)

Note that \(\times_{64\text{-bit}}\) means the proposed Block-Comb multiplication on 64-bit (Alg. 3) in the Equation.

Alg. 4 shows the proposed Karatsuba-based Block-Comb multiplication method. In order to utilize the Karatsuba technique, the original multiplier \(B\) is firstly turned into the encoded multiplier \(EB\) by calling Alg. 2. Afterward, Karatsuba is performed according to Equation 4. Note that unlike the original Karatsuba formula, the proposed method makes use of the encoded multiplier \(EB\) like \(EB[7 \text{...} 0], EB[15 \text{...} 8], EB[23 \text{...} 16], \) and \(EB[31 \text{...} 24]\).

3) Comparison to Other Polynomial Multiplication Methods

Table 1 compares the proposed method with other \(BC\)-based methods with respect to the block size and the required number of block-wise partial products when com-
putting a polynomial multiplication over different bit lengths. Compared with \(BC\), \(UBC\), and \(KBC\), the proposed method requires much reduced number of block-wise partial products by up to 77%, 73%, and 30%, respectively. In Table 2, the required number of registers for a multiplicand, a multiplier, and an accumulator is given when computing each partial product in the process of polynomial multiplication. The proposed method reduces the number of registers from 29 to 26 with even smaller number of block-wise partial products than the previous works do.

We have implemented the proposed multiplication method with AVR assembly language on 8-bit AVR ATMega128 microcontroller. Table 3 compares the performance with the previous state-of-art results over \(GF(2^{233})\). The proposed multiplication algorithm shows about 27.49% better performance than the original \(BC\) method [38] computing binary field multiplication over \(GF(2^{239})\). This performance enhancement can be further optimized by using offline encoding for certain fixed parameters.\(^7\) The method without encoding requires 34.3% lesser than the original \(BC\). The proposed method with (resp. without) the encoding process also provides about 22.53% (resp. 29.81%) of improved performance compared with \(KBC\) [12]. Note that the proposed multiplication method with (resp. without) the encoding process provides about 17.05% (resp. 24.84%) of enhanced performance compared with the previous best-known result from [11].

### B. OTHER FIELD ARITHMETICS PROPOSED

Modular squaring and reduction operations are also one of the most frequently used operations during scalar multiplication. Thus, we additionally optimize them by considering the characteristics of the underlying field and by maximizing the use of registers on 8-bit AVR microcontrollers.

#### 1) Optimization of Field Squaring

![Figure 3: Example of one byte modular squaring by \(f_{233}(z) = z^{233} + z^{74} + 1\)](image)

To optimize the modular squaring, we propose table-based modular squaring, which combines squaring and reduction processes. Our method makes use of two kinds of tables: 8-bit wise ordinary squaring table \(T8\) and 8-bit wise modular squaring table \(TR8\). \(T8\) outputs two bytes of the squaring result as one byte input. For example, if 8-bit input is \((a_7, a_6, \ldots, a_0)\), the result of \(T8\) is \((0, a_7, a_6, \ldots, 0, a_0)\). Thus, \(T8\) requires 512 bytes. While ordinary squaring table \(T8\) is constant regardless of the base field, modular squaring table needs to be carefully constructed considering the property of the used irreducible polynomial. The implementation for 8-bit modular squaring with \(f_{233}(z) = z^{233} + z^{74} + 1\) \(^8\) requires five bytes for one byte modular squaring. Figure 3 shows the example of one byte modular squaring with \(f_{233}(z)\). In the figure, one byte \(C[18] = (c_{151}, c_{150}, \ldots, c_{144})\) is squared and then reduced by \(f_{233}(z)\). The result of squaring is two bytes \(C[18]^2 = (0, z^{103}, c_{151}z^{151} + \ldots + c_{144}z^{144})\). Since the \(K\)-233 curve uses this irreducible polynomial for field reduction.

### Table 1: Comparison of \(BC\)-based methods on 8-bit AVR microcontroller with respect to the number of partial products (\(BC\), \(UBC\), and \(KBC\) represent Block-Comb [38], Unbalanced Block-Comb [39], and Karatsuba Block-Comb [12], respectively)

<table>
<thead>
<tr>
<th>bit size</th>
<th>(BC) [38]</th>
<th>(UBC) [39]</th>
<th>(KBC) [12]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>128</td>
<td>9</td>
<td>9</td>
<td>6</td>
<td>3</td>
</tr>
<tr>
<td>163</td>
<td>16</td>
<td>9</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>192</td>
<td>16</td>
<td>16</td>
<td>9</td>
<td>6</td>
</tr>
<tr>
<td>233</td>
<td>25</td>
<td>25</td>
<td>13</td>
<td>9</td>
</tr>
<tr>
<td>256</td>
<td>36</td>
<td>25</td>
<td>13</td>
<td>9</td>
</tr>
<tr>
<td>320</td>
<td>49</td>
<td>36</td>
<td>17</td>
<td>13</td>
</tr>
<tr>
<td>384</td>
<td>64</td>
<td>49</td>
<td>22</td>
<td>17</td>
</tr>
<tr>
<td>448</td>
<td>100</td>
<td>64</td>
<td>27</td>
<td>22</td>
</tr>
<tr>
<td>512</td>
<td>121</td>
<td>100</td>
<td>39</td>
<td>27</td>
</tr>
</tbody>
</table>

### Table 2: The number of required registers for \(BC\)-based methods (\(BC\), \(UBC\), and \(KBC\) represent Block-Comb [38], Unbalanced Block-Comb [39], and Karatsuba Block-Comb [12], respectively. \(acc\) means the number of registers for an accumulator) when computing each partial product in the process of polynomial multiplication over \(GF(2^{233})\) on 8-bit AVR microcontroller

<table>
<thead>
<tr>
<th>Methods</th>
<th>multiplicand</th>
<th>multiplier</th>
<th>(acc)</th>
</tr>
</thead>
<tbody>
<tr>
<td>(BC) [38]</td>
<td>6</td>
<td>6</td>
<td>13</td>
</tr>
<tr>
<td>(UBC) [39]</td>
<td>8</td>
<td>7</td>
<td>14</td>
</tr>
<tr>
<td>(KBC) [12]</td>
<td>8</td>
<td>7</td>
<td>14</td>
</tr>
<tr>
<td>This work</td>
<td>9</td>
<td>1</td>
<td>16</td>
</tr>
</tbody>
</table>

### Table 3: Execution time of polynomial multiplication over \(GF(2^{233})\) (\(cc\) means clock cycles). The timing results of our works include function call overheads such as register \(POP/PUSH\) instructions.

<table>
<thead>
<tr>
<th>Methods</th>
<th>Timing ((cc))</th>
</tr>
</thead>
<tbody>
<tr>
<td>(BC) [38]</td>
<td>9.511</td>
</tr>
<tr>
<td>(KBC) [12]</td>
<td>8.902</td>
</tr>
<tr>
<td>This work w/o encoding</td>
<td>6,248</td>
</tr>
<tr>
<td>This work w/ encoding</td>
<td>6,896</td>
</tr>
</tbody>
</table>

---

\(^7\)For example, when computing two binary field multiplications such as \(X_1 \cdot Y\) and \(X_2 \cdot Y\), only one multiplier encoding for \(Y\) is required and the encoded multiplier can be shared in two multiplications.

\(^8\)\(K\)-233 curve uses this irreducible polynomial for field reduction.
The result of $C[18]^2$ is larger than $f_{233}(z)$, each bit of $C[18]^2$ is reduced. From the figure, we find that the reduced bytes are XORed with six bytes (Namely, $C[18]^2$ is XORed with upper three bytes ($C[19], C[18], \text{and } C[17]$) and lower three bytes ($C[8], C[7], \text{and } C[6]$)). We can reduce the size of one byte modular squaring from six bytes to five bytes by using the fact that MSB (Marked as red-colored zero) of squaring is always zero (Refer to the upper reduction process in Figure 3). In our implementation, modular squaring table $TR^8$ is composed of an upper part ($TR^8H$) and a lower part ($TR^8L$). $TR^8H$ and $TR^8L$ contain elements to be XORed with upper two bytes and lower three bytes, respectively. Thus, the modular squaring table in our implementation requires 1,280 bytes. Since our strategy requires relatively large table (1,792 bytes in total), we make use of FLASH instead of RAM similar to the works from [12].

Figure 4 depicts the detailed execution of the proposed modular squaring mechanism including register arrangement for accumulator $C$. In the figure, a set of register files ($R_{21}, \ldots, R_0$) is used to hold accumulator $C$ containing the intermediate reduction result with the rotating register manner. It mainly consists of table-based squaring, table-based modular squaring, and on-the-fly reduction. With respect to squaring and modular squaring, it makes use of $T8$, $TR^8H$, and $TR^8L$ tables. When computing table-based modular squaring, the upper two bytes and the lower three bytes are XORed with $TR^8H$ and $TR^8L$ as $A[i]$ index. Note that in our implementation the accumulator is accommodated within general-purpose registers. Since the number of registers is limited, we extend the concept of the rotating register mechanism in [11] to our implementation to keep the values of accumulator $C$. Since $C[39], \ldots, C[30]$ are larger than degree $2^{233}$, they need to be reduced once again. Our implementation reduces $C[39], \ldots, C[30]$ in an on-the-fly manner. Note that since $C[39], \ldots, C[30]$ are kept in the registers, on-the-fly reduction can be faster than table-based reduction (They are kept in registers from $R_{21}$ to $R_{12}$). For reducing the number of redundant Store operations, our implementation reduces them by two words. In the figure, registers marked by yellow color are stored in accumulator $C$ at each step. The detailed algorithm description is given in Appendix (Refer to Alg. 6 in Appendix).

2) Optimization of Field Reduction

With respect to field reduction over $GF(2^{233})$, we extend the rotating register mechanism in [11] by maximizing the use of registers on 8-bit AVR microcontroller to reduce the number of redundant memory accesses. When an 8-bit word $C[i]$ where $i > 30$ is reduced by $f_{233}(z)$, four bytes of $C[i] \gg 7$, $C[i] \ll 1$, $C[i] \gg 1$, and $C[i] \ll 7$ are XORed at $C[i - 19]$, $C[i - 20]$, $C[i - 29]$, and $C[i - 30]$ positions, respectively. With respect to byte reduction, $C[i]$ where $i \leq 28$ is XORed with four bytes of $C[i] = C[i] \oplus \{(C[i] + 30 \ll 7) \oplus (C[i + 29] \gg 1) \oplus (C[i + 20] \ll 1) \oplus (C[i + 19] \gg 7)\}$. Thus, we maintain the shifted values and the intermediate reduction results in the available registers to reduce redundant LOAD operations, and combine the three bytes reduction processes into one for reducing redundant STORE operations. Thus, the two-byte results are stored in memory at each step of our reduction mechanism. Then, the registers used to keep the shifted values and the intermediate results are assigned for reducing the next three bytes. Figure 5 describing the detailed process of the proposed reduction method is given in Appendix.
We have implemented the proposed modular squaring and reduction mechanisms with AVR assembly language on 8-bit ATmega128 microcontroller. Table 4 compares the performance of the proposed modular squaring and reduction with the best results previously published. The proposed modular squaring and reduction achieve 21.86% and 3.7% of improvements compared to the work from [11], respectively.

**Table 4**: Comparison of execution time for modular squaring and reduction over GF($2^{255}$). (Timing is measured by clock cycles). The timing results of our works include function call overheads such as register POP/PUSH instructions.

<table>
<thead>
<tr>
<th></th>
<th>Modular Squaring</th>
<th>Reduction</th>
</tr>
</thead>
<tbody>
<tr>
<td>Aranha et al. [11]</td>
<td>956</td>
<td>620</td>
</tr>
<tr>
<td>This work</td>
<td>747</td>
<td>597</td>
</tr>
</tbody>
</table>

**V. OPTIMIZATION OF ECC IMPLEMENTATION**

In addition to the proposed methods in the field arithmetic level, we apply well-known state-of-the-art algorithms in the ECC level for optimizing the performance of scalar multiplication. We target the ECC implementation over NIST-compliant K-233 Koblitz curve. This curve provides at least 112-bit security satisfying the currently recommended key size by NIST [13], [14], and it is currently included in an approved algorithm list of NIST CAVP (Cryptographic Algorithm Validation Program) [29] in CMVP (Cryptographic Module Validation Program) [30]. Even though many new ECC curves including Curve25519 [15], Kummer surface [18], FourQ [19] have been developed recently, NIST curves are still widely used in the industrial area world. Furthermore, since on Koblitz curves, unlike other binary field curves, elliptic curve point doubling (ECDBL) can be computed with efficient computable Frobenius map such as $\tau(x,y) = (x^2,y^2)$, $\tau(\infty) = \infty$ with $\tau$ expansion of scalar $k$, the ECC implementation over those curves can have a benefit of efficiency compared with other curves.

Following subsections describe our optimization strategies in elliptic curve operation levels to improve the performance of scalar multiplication.

**A. SELECTION OF COORDINATE SYSTEM**

Scalar multiplication consists of elliptic curve operations, ECADD and ECDBL. ECADD and ECDBL in an affine coordinate system require $11+2M$ ($I = \text{field inversion}, M = \text{field multiplication}$). Since the field inversion is the most expensive operation in field arithmetics, it is preferable to reduce the number of field inversions when computing elliptic curve operations. Efficient coordinate systems such as projective, Jacobian, López–Dahab (LD), and mixed coordinate systems, have been presented [26], [34]. It is known that if the condition ($I > 7M$) is met on the target platform, using LD coordinate is more suitable than using affine coordinate (LD requires $14M$ and $4M$ for ECADD and ECDBL, respectively). The cost for the finite field inversion using Extended Euclidean Algorithm (EEA) on 8-bit AVR microcontroller is 142,986 cycle [11], and its cost is much higher than that for modular field multiplication ($\frac{1}{I} > 20$). Thus, our implementation uses LD coordinate systems with the mixed addition method [26], [34]. In our implementation using LD coordinate system with the mixed addition method over Koblitz curves, ECADD and ECDBL require $8M + 5S$ and $8S$, respectively.

**B. SELECTION OF SCALAR MULTIPLICATION ALGORITHM**

The scalar multiplication (computing $kP$, where $k$ is scalar and $P$ is a point on the curve) is the most time-consuming part of ECC-based cryptographic protocols and it is composed of a sequence of ECDBL and ECADD. Since ECDBLs in scalar multiplication can be replaced with the efficiently computable Frobenius map, the main concern for improving the performance of scalar multiplication on Koblitz curves is reducing the number of ECADDs. We utilize $w$TNAF [26], [42] for optimizing the performance of scalar multiplication. $w$TNAF is a windowing method of TNAF and it requires a precomputation table composed of $(2^w-2-1)$ points. $w$TNAF computes a scalar multiplication with $\frac{m}{w+1} \cdot \text{ECADDs}$ excluding the cost for building a precomputation table, where $m$ is the bit-length of the scalar’s TNAF expression.

There are two types of scalar multiplication in ECC-based applications: fixed-base scalar multiplication and variable-base scalar multiplication. In the fixed-base scalar multiplication, the input point is fixed and known beforehand. The typical case of fixed-base scalar multiplication is an ECC key generation process using the recommended base point, and ECIES and fixed-EDH require the fixed-base scalar multiplication in its encryption/decryption process and key agreement process, respectively. In the variable-base scalar multiplication, the input point is variable and not given. The variable-base scalar multiplication can be found in an encryption process of ECIES, sign/verify of ECDSA, and a key agreement process of ephemeral-EDH. The difference between fixed-base and variable-base is whether to build a precomputation table online or not. In other words, variable-base scalar multiplication includes the cost for building a precomputation table. Thus, we need to find the optimal width $w$ of $w$TNAF for both cases $^9$. From our experiments, we find that each optimal width $w$ of $w$TNAF is $5$ and $6$ for a variable-base multiplication and a fixed-base scalar multiplication on the 8-bit AVR ATmega128 microcontroller running at 7.3728MHz. The use of width 5 and 6 requires 7 and 15 precomputed points, respectively.

$^9$ECDBL is computed with efficiently computable Frobenius map $\tau(x,y,z) = (x^2,y^2,z^2)$, $\tau(\infty) = \infty$.

$^{10}$In case of the fixed-base scalar multiplication, Hanser et al. [43] reported that $\tau$-comb method could achieve performance improvement over the $w$TNAF method of up-to 25% on NIST K-233 curve on Java environment running on PC. However, through performance profiling, we find out that $w$TNAF provides better performance than $\tau$-comb when they use the same number of precomputed points.
Algorithm 5 Regular window TNAF (w/TNAF) method [46]

Require: \( n \)-bit scalar \( k = (k_n, \ldots, k_1, k_0) \), point \( P \in E(F_2^m) \)
Ensure: \( R = k \cdot P \).
1: Compute the width-\( w \) regular w/TNAF of \( r_0 + r_1 \tau \) as \( \sum_{i=0}^{w-1} u_i \tau^i (w-1) \)
2: Generate look-up table \( T \) consisting of points \( P_u = \alpha_u P \), for \( \{ \pm 1, \pm 3, \ldots, \pm (2^{w-1} - 1) \} \)
3: \( R = \infty \)
4: for \( i \) from \( l-1 \) down to 0 do
5: \( R = \tau^{w-1} R \)
6: \( R = R + P_u \)
7: end for
8: \( R = R - (r_0 - r_0) P - (r_1 - r_1) \tau P \)
9: Return \( R \)

When constructing a precomputation table, the points need to be stored in the affine coordinate system in order to compute scalar multiplication with the mixed coordinate system. Since elliptic curve operations in the affine coordinate system require field inversion, our implementation firstly computes the precomputed points in \( LD \) coordinate system, and then converts them into the affine coordinate system [44]. Converting \( n \) precomputed points in \( LD \) coordinate system into the affine coordinate system requires \( n \) field inversion operations. Thus, we apply Montgomery trick [45] for efficient computation of field inversions such that \( a^{-1} \) and \( b^{-1} \) are computed as \( a^{-1} = (ab)^{-1} \cdot b \) and \( b^{-1} = (ab)^{-1} \cdot a \) where \( a, b \in GF(2^m) \).

VI. CONSIDERATION OF SIDE CHANNEL ANALYSIS

A. FIELD INVERSION

Even though field inversion is the most expensive arithmetic, a few inversions need to be executed as in computing a precomputation table and coordinate conversion from \( LD \) coordinate to affine coordinate. For efficient computation of inversion, Extended Euclidean Algorithm (EEA) has been widely used. However, EEA operates irregularly depending on the input data. Since the precomputation table does not include secret information, the use of EEA does not affect the security of implementation. However, the use of basic EEA affects the security of scalar multiplication when computing the final inversion for coordinate conversion [47]. To defend this kind of attack, Fermat-based inversion or a random multiplicative masking method can be used [48]. Even if Fermat-based inversion, i.e. \( a^{-1} \equiv a^{p-2} \mod p \), allows one to achieve constant execution time, it is significantly slower than the EEA. Thus, our implementation utilizes a simple multiplicative masking method. This multiplicative masking method uses EEA and requires two additional modular multiplications. For example, when computing inverse of \( x \), instead of inverting \( x \) directly, we first multiply \( x \) by random value \( r \), and then invert the product \( X = r \cdot x \) using the EEA to obtain \( X^{-1} \), and finally multiply the inversion result \( X^{-1} \) by \( r \) to get \( x^{-1} = X^{-1} \cdot r \). Since the attacker does not know \( r \), he/she is not able to get the actual value of \( x \). In summary, our \( HF \) (Highly-Fast) version uses the basic EEA, and \( HS \) (Highly-Secure) version utilizes the multiplicative random masking method for computing the final inversion. Note that both versions use EEA when computing the precomputation table.

B. SIDE-CHANNEL RESISTANCE FOR SCALAR MULTIPLICATION

Typical \( w/TNAF \) is vulnerable to side channel attacks [49], [50], such as TA (Timing Attack) and SPA (Simple Power Analysis), because point addition is omitted whenever the value of the tested window is zero, which leaks sensitive information. Oliveira et al. [46] proposed a regular \( w/TNAF \)-based scalar multiplication method on Koblitz curves. Alg. 5 computes scalar multiplication with a regular pattern, which always conducts \( (w-1) \) Frobenius maps and single \( ECADD \) regardless of the scalar value. With the regular \( w/TNAF \) method, the length of the scalar is \( \lceil 1 + \frac{m+1}{2} \rceil \) and the density of nonzero is \( \frac{1}{2^m} \) [46]. For finding the optimal window size on the target device, we tested the performance of regular \( w/TNAF \) and found that 5 and 6 are the optimal window widths for a variable-base scalar multiplication and a fixed-base scalar multiplication, respectively.

Furthermore, our implementation applies the randomized projective coordinate system [50] to the scalar multiplication process in order to randomize the timing difference in field multiplication. For example, when computing field multiplication of \( ECADD \), our implementation uses the randomized coordinates as its multiplier. Thus, the attacker cannot distinguish the real value of the multiplier with TA or SPA. This approach also provides resistance against DPA (Differential Power Analysis) and CPA (Correlation Power Analysis) since the attacker cannot determine the intermediate result of the scalar multiplication [50].

VII. PERFORMANCE ANALYSIS AND COMPARISON

We have implemented full scalar multiplication over NIST K-233 curve on 8-bit AVR Atmega128 microcontroller. Actually, we provide two versions: \( HF \) (Highly-Fast) and \( HS \) (Highly-Secure). We have optimized the performance of field level arithmetics in polynomial multiplication, mod-

| Table 5: Performance result of \( HF \) version (\( k,G \) and \( l,P \) mean fixed-base scalar multiplication and variable-base scalar multiplication, respectively). Timing is measured by clock cycles. |
|---|---|---|---|
| \( w \) size | \#Points | \( k,G \) | \( l,P \) |
| 4 | 3 | 4,109,102 | 4,484,518 |
| 5 | 7 | 3,576,167 | 3,831,086 |
| 6 | 15 | 3,186,326 | 4,903,248 |

| Table 6: Performance result of \( HS \) version (\( k,G \) and \( l,P \) mean fixed-base scalar multiplication and variable-base scalar multiplication, respectively). Timing is measured by clock cycles. |
|---|---|---|---|
| \( w \) size | \#Points | \( k,G \) | \( l,P \) |
| 4 | 3 | 6,163,020 | 6,538,436 |
| 5 | 7 | 4,840,821 | 5,645,740 |
| 6 | 15 | 4,056,348 | 5,773,270 |
Table 7: Comparison to other ECC implementations over NIST-compliant curves on 8-bit AVR microcontroller ($k \cdot G$ and $l \cdot P$ mean fixed-base scalar multiplication and variable-base scalar multiplication, respectively). Timing is measured by clock cycles. KB and B mean KBytes and Byte, respectively.

<table>
<thead>
<tr>
<th>Implementation</th>
<th>Curve</th>
<th>SCA Resistance</th>
<th>$k \cdot G$</th>
<th>$l \cdot P$</th>
<th>Code Size</th>
<th>Stack Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gura et al. [3]</td>
<td>NIST P-224</td>
<td>No</td>
<td>17,520,000</td>
<td>-</td>
<td>4,812 B</td>
<td>422 B</td>
</tr>
<tr>
<td>Wenger et al. [51]</td>
<td>NIST P-256</td>
<td>Yes</td>
<td>34,930,000</td>
<td>-</td>
<td>16,112 B</td>
<td>590 B</td>
</tr>
<tr>
<td>Liu A. et al. [4]</td>
<td>NIST P-192</td>
<td>No</td>
<td>21,381,120</td>
<td>21,381,120</td>
<td>19.0 KB</td>
<td>1.510 B</td>
</tr>
<tr>
<td>Liu Z. et al. [2]</td>
<td>NIST P-192</td>
<td>Yes</td>
<td>3,460,000</td>
<td>8,620,000</td>
<td>26 KB</td>
<td>1.4 KB</td>
</tr>
<tr>
<td>Aranha et al. [11]</td>
<td>NIST K-233</td>
<td>No</td>
<td>4,866,048</td>
<td>5,382,144</td>
<td>38.6 KB</td>
<td>3.7 KB</td>
</tr>
<tr>
<td>This works ($HF$)</td>
<td>NIST K-233</td>
<td>No</td>
<td>3,186,326</td>
<td>4,381,086</td>
<td>39.2 KB</td>
<td>1.410 B</td>
</tr>
<tr>
<td>This works ($HS$)</td>
<td>NIST K-233</td>
<td>Yes</td>
<td>4,056,348</td>
<td>5,645,740</td>
<td>39.3 B</td>
<td>1.440 B</td>
</tr>
</tbody>
</table>

Table 8: Comparison to other implementations on recently developed new curves on 8-bit AVR microcontroller ($k \cdot G$ and $l \cdot P$ mean fixed-base scalar multiplication and variable-base scalar multiplication, respectively). Timing is measured by clock cycles.

<table>
<thead>
<tr>
<th>Implementation</th>
<th>Curve</th>
<th>Security level</th>
<th>$k \cdot G$</th>
<th>$l \cdot P$</th>
</tr>
</thead>
<tbody>
<tr>
<td>MoTE-224 [16]</td>
<td>Montgomery curve</td>
<td>112</td>
<td>6,635,520</td>
<td>14,819,328</td>
</tr>
<tr>
<td>Renes et al. [52]</td>
<td>Kummer surface</td>
<td>128</td>
<td>9,513,500</td>
<td>9,513,500</td>
</tr>
<tr>
<td>Dülß et al. [21]</td>
<td>Curve25519</td>
<td>128</td>
<td>13,900,397</td>
<td>13,900,397</td>
</tr>
<tr>
<td>Liu et al. [22]</td>
<td>Four$^Q$</td>
<td>128</td>
<td>3,007,300</td>
<td>6,561,500</td>
</tr>
<tr>
<td>This works ($HF$)</td>
<td>NIST K-233</td>
<td>112</td>
<td>2,660,107</td>
<td>4,381,086</td>
</tr>
<tr>
<td>This works ($HS$)</td>
<td>NIST K-233</td>
<td>112</td>
<td>3,530,172</td>
<td>5,645,740</td>
</tr>
</tbody>
</table>

Table 7 compares our implementation with other ECC implementations over NIST standard-compliant curves providing more than 80-bit security with respect to SCA resistance, performance, code size, and stack usage. Among implementations without SPA-resistance mechanisms, $HF$ version provides the best performance. Furthermore, $HS$ also provides the best performance among implementations equipped with SPA-resistance mechanisms. Regarding code size and stack usage, even though our implementation requires slightly larger code size than that in [11] because the proposed polynomial multiplication algorithm is implemented with a loop unrolling manner, it uses much reduced stack usage. Since ATmega128 has limited RAM size as 4Kbyte, RAM usage needs to be optimized. Thus, our implementation requires reasonable amounts of code size and stack usage compared to other ECC implementations over NIST-compliant curves.

Table 8 compares our implementation with other state-of-art ECC implementations over new curves. In case of the fixed-base scalar multiplication, since Four$^Q$ implementation [22] utilizes 80 precomputed points, we apply 8TNAF to the scalar multiplication, which requires 63 precomputed points. Without a dedicated hardware multiplier on 8-bit AVR microcontroller, our software provides competitive performance compared with other state-of-art implementations.

...The work in [11] utilizes 4TNAF for computing scalar multiplication...
In this paper, we presented a highly efficient ECC implementation over NIST K-233 curve, providing 112-bit security recommended by NIST, on an 8-bit AVR ATmega128 processor. For optimizing the performance of ECC, we focus on improving the underlying field arithmetics and propose several optimization techniques. Particularly, we propose a novel polynomial multiplication method based on multiplier-encoding, and it significantly reduces the required number of registers for a multiplier, which allows a larger block size for Karatsuba Block-Comb (KBC) method. The proposed method provides around 17.05% of improvement compared with the previous best result, and it can be used for polynomial multiplication in ECC over larger fields as $GF(2^{283})$ providing a 128-bit security level. With the proposed methods, we present two versions of ECC implementation: HF (Highly-Fast) and HS (Highly-Secure) equipped with some SCA countermeasures. HF version provides the best performance compared with other existing ECC implementations over NIST-compliant curves, and HS version also achieves the best performance among ECC implementations equipped with SCA countermeasures. In the future, we will apply the proposed polynomial multiplication method to ECC over K-283 curve for 128-bit security.

References


IX. APPENDIX

Algorithm 6 Proposed modular squaring over $GF(2^{233})$ on 8-bit AVR microprocessor.

Require: An operand $A$ over $GF(2^{233})$.

Ensure: $C = A^2 \bmod f(z)$ where $f(z) = z^{233} + z^{74} + 1$.

1: $T \leftarrow T \cdot [19 \cdots 9]$ (Handling A29)
2: $T \leftarrow A[29]
3: C[38] \leftarrow C[38] \oplus T \ll 1
4: C[28] \leftarrow C[28] \oplus T \ll 7

(Refer to Table-based modular squaring (handling A28–A24))

5: $j = 36, k = 26$

6: for $i = 28$ downto $24$ do
7: $C[j + 1, j] \leftarrow C[j + 1, j] \oplus TR8H[A][i])
8: $C[k + 2, k + 1, k] \leftarrow C[k + 2, k + 1, k] \oplus TR8L[A][i])
9: $j = j + 2, k = k + 2$

end for

(Refer to Table-based modular squaring (handling A23–A20))

11: $j = 26, k = 16, l = 8$
12: for $i = 23$ downto $20$ do
13: $C[j + 1, j] \leftarrow C[j + 1, j] \oplus TR8H[A][i])
14: $C[k + 1, k] \leftarrow TR8H[A][i])$
15: $C[k + 2, k + 1, k] \leftarrow C[k + 2, k + 1, k] \oplus TR8L[A][i])$
16: $j = j + 2, k = k + 2, l = l + 1$

end for

(On the fly reduction (handling C39–C30))

18: $j = 18, k = 8, l = 4$
19: for $i = 38$ downto $30$ do
20: $C[j + 2] \leftarrow C[j + 2] \oplus (C[i + 1] \gg 1)$
21: $C[j + 1] \leftarrow C[j + 1] \oplus (C[i + 1] \gg 1) \oplus (C[i] \gg 1)$
22: $C[j] \leftarrow C[j] \oplus (C[i] \gg 1)$
23: $C[k + 1, k] \leftarrow TR8H[A][i])$
24: $C[k + 2] \leftarrow C[k + 2] \oplus (C[i] \gg 1)$
25: $C[k + 1] \leftarrow C[k + 1] \oplus (C[i] \gg 1) \oplus (C[i] \gg 1)$
26: $C[k] \leftarrow C[k] \oplus (C[i] \gg 1)$

end for

(Handling C29)

29: $T \leftarrow C[29] \& 0xFE$
30: $C[10] \leftarrow C[10] \oplus T \gg 7$
31: $C[9] \leftarrow C[9] \oplus T \ll 1$
32: $C[0] \leftarrow C[0] \oplus T \gg 1$
33: $C[29] \leftarrow C[29] \& 0x01$
34: Return $(C[29], \ldots, C[0])$

***
Figure 5: Proposed reduction method with $f(z) = z^{233} + z^{74} + 1$ on 8-bit AVR.